

# **PIC17C75X**

### **High-Performance 8-Bit CMOS EPROM Microcontrollers**

#### Devices included in this data sheet:

- PIC17C752
- PIC17C756

#### **Microcontroller Core Features:**


- · Only 58 single word instructions to learn
- All single cycle instructions (121 ns) except for program branches and table reads/writes which are two-cycle
- Operating speed:
- 🖈 🛛 DC 33 MHz clock input
  - DC 121 ns instruction cycle

Device	Men	nory
Device	Program (x16)	Data (x8)
PIC17C752	8K	454
PIC17C756	16K	902

- 🔆 Hardware Multiplier
  - Interrupt capability
  - 16 level deep hardware stack
  - · Direct, indirect, and relative addressing modes
  - Internal/external program memory execution
  - Capable of addressing 64K x 16 program memory space

#### **Peripheral Features:**

- 50 I/O pins with individual direction control
- High current sink/source for direct LED drive
- RA2 and RA3 are open drain, high voltage (12V), high current (60 mA), I/O pins
- · Four capture input pins
  - Captures are 16-bit, max resolution 121 ns
- Three PWM outputs
  - PWM resolution is 1- to 10-bits
- TMR0: 16-bit timer/counter with 8-bit programmable prescaler
- TMR1: 8-bit timer/counter
- TMR2: 8-bit timer/counter
- TMR3: 16-bit timer/counter
- Two Universal Synchronous Asynchronous Receiver Transmitters (USART/SCI)
  - Independant baud rate generators
- 10-bit, 12 channel analog-to-digital converter
- Synchronous Serial Port (SSP) with SPI<sup>™</sup> and I<sup>2</sup>C<sup>™</sup> modes (including I<sup>2</sup>C master mode)




#### **Special Microcontroller Features:**


- Power-on Reset (POR), Power-up Timer (PWRT) and Oscillator Start-up Timer (OST)
- Watchdog Timer (WDT) with its own on-chip RC oscillator for reliable operation
- Brown-out Reset
- Code-protection
- · Power saving SLEEP mode
- Selectable oscillator options

#### CMOS Technology:

- Low-power, high-speed CMOS EPROM technology
- Fully static design
- Wide operating voltage range (2.5V to 6.0V)
- · Commercial and Industrial temperature ranges
- Low-power consumption
  - < 5 mA @ 5V, 4 MHz
  - 100 μA typical @ 4.5V, 32 kHz
  - <1 μA typical standby current @ 5V

# **PIC17C75X**





#### **Table of Contents**

1.0 Overview						
2.0 Device Varieties	7					
3.0 Architectural Overview	9					
4.0 On-chip Oscillator Circuit	. 15					
5.0 Reset	. 21					
6.0 Interrupts						
7.0 Memory Organization	. 39					
8.0 Table Reads and Table Writes	. 55					
9.0 Hardware Multiplier						
10.0 I/O Ports	. 65					
11.0 Overview of Timer resources						
12.0 Timer0	-					
13.0 Timer1, Timer2, Timer3, PWMs and Captures						
14.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) Modules						
15.0 Synchronous Serial Port (SSP) Module						
16.0 Analog-to-Digital Converter (A/D) Module						
17.0 Special Features of the CPU						
18.0 Instruction Set Summary	183					
19.0 Development Support						
20.0 PIC17C752/756 Electrical Characteristics						
21.0 PIC17C752/756 DC and AC Characteristics						
22.0 Packaging Information	261					
Appendix A: Modifications						
Appendix B: Compatibility	265					
Appendix C: What's New						
Appendix D: What's Changed						
Appendix E: I <sup>2</sup> C <sup>™</sup> Overview						
Appendix F: Status and Control Registers						
Appendix G: PIC16/17 Microcontrollers						
Pin Compatibility	302					
dex						
On-Line Support	317					
Reader Response						
PIC17C75X Product Identification System	319					

#### To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.

### 1.0 OVERVIEW

This data sheet covers the PIC17C75X group of the PIC17CXXX family of microcontrollers. The following devices are discussed in this data sheet:

- PIC17C752
- PIC17C756

The PIC17C75X devices are 68-Pin, EPROM-based members of the versatile PIC17CXXX family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC17CXXX has enhanced core features, 16-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 16-bit wide instruction word with a separate 8-bit wide data path. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 58 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance. For mathematical intensive applications all devices have a single cycle 8 x 8 Hardware Multiplier.

PIC17CXXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

PIC17C75X devices have up to 902 bytes of RAM and 50 I/O pins. In addition, the PIC17C75X adds several peripheral features useful in many high performance applications including:

- Four timer/counters
- Four capture inputs
- Three PWM outputs
- Two independant Universal Synchronous Asynchronous Receiver Transmitters (USARTs)
- An A/D converter (12 channel, 10-bit resolution)
- A Synchronous Serial Port (SPI and I<sup>2</sup>C w/ Master mode)

These special features reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption.

There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LF oscillator is for low frequency crystals and minimizes power consumption, XT is a standard crystal, and the EC is for external clock input.

The SLEEP (power-down) mode offers additional power saving. Wake-up from SLEEP can occur through several external and internal interrupts and device resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software malfunction. There are four configuration options for the device operational mode:

- Microprocessor
- Microcontroller
- Extended microcontroller
- Protected microcontroller

The microprocessor and extended microcontroller modes allow up to 64K-words of external program memory.

Brown-out Reset circuitry has also been added to the device. This allows a device reset to occur if the device VDD falls below the Brown-out voltage trip point (BVDD). The chip will remain in Brown-out Reset until VDD rises above BVDD.

Table 1-1 lists the features of the PIC17CXXX devices.

A UV-erasable CERQUAD-packaged version (compatible with PLCC) is ideal for code development while the cost-effective One-Time Programmable (OTP) version is suitable for production in any volume.

The PIC17C75X fits perfectly in applications that require extremely fast execution of complex software programs. These include applications ranging from precise motor control and industrial process control to automotive, instrumentation, and telecom applications.

The EPROM technology makes customization of application programs (with unique security codes, combinations, model numbers, parameter storage, etc.) fast and convenient. Small footprint package options (including die sales) make the PIC17C75X ideal for applications with space limitations that require high performance.

An In-circuit Serial Programming (ISP) feature allows:

• Flexibility of programming the software code as one of the last steps of the manufacturing process

High speed execution, powerful peripheral features, flexible I/O, and low power consumption all at low cost make the PIC17C75X ideal for a wide range of embedded control applications.

#### 1.1 Family and Upward Compatibility

The PIC17CXXX family of microcontrollers have architectural enhancements over the PIC16C5X and PIC16CXX families. These enhancements allow the device to be more efficient in software and hardware requirements. Refer to Appendix A for a detailed list of enhancements and modifications. Code written for PIC16C5X or PIC16CXX can be easily ported to PIC17CXXX devices (Appendix B).

#### 1.2 <u>Development Support</u>

The PIC17CXXX family is supported by a full-featured macro assembler, a software simulator, an in-circuit emulator, a universal programmer, a "C" compiler, and fuzzy logic support tools. For additional information see Section 19.0.

Features		PIC17CR42	PIC17C42A	PIC17C43	PIC17CR43	PIC17C44	PIC17C752	PIC17C756
Maximum Frequency of Operation		33 MHz	33 MHz	33 MHz				
Operating Voltage	Range	2.5 - 6.0V	3.0 - 6.0V	3.0 - 6.0V				
Program Memory	(EPROM)	-	16 K	4K	-	8K	8K	16K
( x16)	(ROM)	2K	-	-	4K	-	-	-
Data Memory (byte	( - )	232	232	454	454	454	454	902
Hardware Multiplie	,	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer0 (16-bit + 8-bit post		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer1 (8-bit)	,	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer2 (8-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Timer3 (16-bit)		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Capture inputs (16-bit)		2	2	2	2	2	4	4
PWM outputs (up to 10-bit)		2	2	2	2	2	3	3
USART/SCI		1	1	1	1	1	2	2
A/D channels (10-t	oit)	-	-	-	-	-	12	12
SSP (SPI/I <sup>2</sup> C w/Ma	aster mode)	-	-	-	-	-	Yes	Yes
Power-on Reset	,	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Watchdog Timer		Yes	Yes	Yes	Yes	Yes	Yes	Yes
External Interrupts		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Interrupt Sources		11	11	11	11	11	18	18
Code Protect		Yes	Yes	Yes	Yes	Yes	Yes	Yes
Brown-out Reset		-	-	-	-	-	Yes	Yes
In-circuit Serial Pro	gramming	-	-	-	-	-	Yes	Yes
I/O Pins		33	33	33	33	33	50	50
I/O High Current	Source	25 mA	25 mA	25 mA				
Capability	Sink	25 mA <sup>(1)</sup>	25 mA <sup>(1)</sup>	25 mA <sup>(1)</sup>				
Package Types		40-pin DIP 44-pin PLCC	64-pin DIP 68-pin LCC	64-pin DIP 68-pin LCC				
		44-pin MQFP 44-pin TQFP	68-pin TQFP	68-pin TQFP				

#### TABLE 1-1: PIC17CXXX FAMILY OF DEVICES

Note 1: Pins RA2 and RA3 can sink up to 60 mA.

### 2.0 DEVICE VARIETIES

Each device has a variety of frequency ranges and packaging options. Depending on application and production requirements, the proper device option can be selected using the information in the PIC17C75X Product Selection System section at the end of this data sheet. When placing orders, please use the "PIC17C75X Product Identification System" at the back of this data sheet to specify the correct part number. When discussing the functionality of the device, memory technology and voltage range does not matter.

There are three memory type options. These are specified in the middle characters of the part number.

- 1. **C**, as in PIC17**C**756. These devices have EPROM type memory.
- 2. **CR**, as in PIC17**CR**756. These devices have ROM type memory.
- 3. **F**, as in PIC17**F**756. These devices have Flash type memory.

All these devices operate over the standard voltage range. Devices are also offered which operate over an extended voltage range (and reduced frequency range). Table 2-1 shows all possible memory types and voltage range designators for a particular device. These designators are in **bold** typeface.

### TABLE 2-1:DEVICE MEMORYVARIETIES

	Voltage Range					
Memory Type	Standard	Extended				
EPROM	PIC17CXXX	PIC17LCXXX				
ROM	PIC17CRXXX	PIC17LCRXXX				
Flash	PIC17FXXX	PIC17LFXXX				
Note: Not al	Not all memory technologies are available					
for a particular device.						

#### 2.1 UV Erasable Devices

The UV erasable version, offered in CERQUAD package, is optimal for prototype development and pilot programs.

The UV erasable version can be erased and reprogrammed to any of the configuration modes. Microchip's programming of the PIC17C75X. Third party programmers also are available; refer to the *Third Party Guide* for a list of sources.

#### 2.2 <u>One-Time-Programmable (OTP)</u> <u>Devices</u>

The availability of OTP devices is especially useful for customers expecting frequent code changes and updates.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must be programmed.

#### 2.3 <u>Quick-Turnaround-Production (QTP)</u> <u>Devices</u>

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

#### 2.4 <u>Serialized Quick-Turnaround</u> <u>Production (SQTP<sup>SM</sup>) Devices</u>

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password or ID number.

#### 2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

ROM devices do not allow serialization information in the program memory space.

For information on submitting ROM code, please contact your regional sales office.

Note:	Presently,	NO	ROM	versions	of	the
	PIC17C75X devices are available.					

#### 2.6 Flash Memory Devices

These devices are electrically erasable and, therefore, can be offered in the low cost plastic package. Being electrically erasable, these devices can be erased and reprogrammed in-circuit. These devices are the same for prototype development, pilot programs, as well as production.

Note:	Presently,	NO	Flash	versions	of	the
	PIC17C75X devices are available.					

### 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC17CXXX can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC17CXXX uses a modified Harvard architecture. This architecture has the program and data accessed from separate memories. So, the device has a program memory bus and a data memory bus. This improves bandwidth over traditional von Neumann architecture, where program and data are fetched from the same memory (accesses over the same bus). Separating program and data memory further allows instructions to be sized differently than the 8-bit wide data word. PIC17CXXX opcodes are 16-bits wide, enabling single word instructions. The full 16-bit wide program memory bus fetches a 16-bit instruction in a single cycle. A two-stage pipeline overlaps fetch and execution of instructions. Consequently, all instructions execute in a single cycle (121 ns @ 33 MHz), except for program branches and two special instructions that transfer data between program and data memory.

The PIC17CXXX can address up to 64K x 16 of program memory space.

The **PIC17C752** integrates 8K x 16 of EPROM program memory on-chip.

The **PIC17C756** integrates 16K x 16 EPROM program memory.

Program execution can be internal only (microcontroller or protected microcontroller mode), external only (microprocessor mode) or both (extended microcontroller mode). Extended microcontroller mode does not allow code protection.

The PIC17CXXX can directly or indirectly address its register files or data memory. All special function registers, including the Program Counter (PC) and Working Register (WREG), are mapped in the data memory. The PIC17CXXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of 'special optimal situations' make programming with the PIC17CXXX simple yet efficient. In addition, the learning curve is reduced significantly.

One of the PIC17CXXX family architectural enhancements from the PIC16CXX family allows two file registers to be used in some two operand instructions. This allows data to be moved directly between two registers without going through the WREG register. Thus increasing performance and decreasing program memory usage.

The PIC17CXXX devices contain an 8-bit ALU and working register. The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature.

The WREG register is an 8-bit working register used for ALU operations.

All PIC17C75X devices have an 8 x 8 hardware multiplier. This multiplier generates a 16-bit result in a single cycle.

Depending on the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the ALUSTA register. The C and DC bits operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Although the ALU does not perform signed arithmetic, the Overflow bit (OV) can be used to implement signed math. Signed arithmetic is comprised of a magnitude and a sign bit. The overflow bit indicates if the magnitude overflows and causes the sign bit to change state. That is if the result of the signed operation is greater then 128 (7Fh) or less then -127 (FFh). Signed math can have greater than 7-bit values (magnitude), if more than one byte is used. The use of the overflow bit only operates on bit6 (MSb of magnitude) and bit7 (sign bit) of the value in the ALU. That is, the overflow bit is not useful if trying to implement signed math where the magnitude, for example, is 11-bits. If the signed math values are greater than 7-bits (15-, 24- or 31-bit), the algorithm must ensure that the low order bytes ignore the overflow status bit.


Care should be taken when adding and subtracting signed numbers to ensure that the correct operation is executed. Example 3-1 shows an item that must be taken into account when doing signed arithmetic on an ALU which operates as an unsigned machine.

#### EXAMPLE 3-1: SIGNED MATH

Hex Value	Signed Value Math	Unsigned Value Math
FFh <u>+ 01h</u>	-127 <u>+ 1</u>	255 <u>+ 1</u>
= ?	= -126 (FEh)	= 0 (00h); Carry bit = 1

Signed math requires the result to be FEh (-126). This would be accomplished by subtracting one as opposed to adding one.

A simplified block diagram is shown in Figure 3-1. The descriptions of the device pins are listed in Table 3-1.



Name	DIP No.	PLCC No.	TQFP No.	I/O/P Type	Buffer Type	Description
OSC1/CLKIN	47	50	39		ST	Oscillator input in crystal/resonator or RC oscillator mode. External clock input in external clock mode.
OSC2/CLKOUT	48	51	40	0	_	Oscillator output. Connects to crystal or resonator in crystal oscillator mode. In RC oscillator or external clock modes OSC2 pin outputs CLKOUT which has one fourth the frequency (Fosc/4) of OSC1 and denotes the instruction cycle rate.
MCLR/Vpp	15	16	7	I/P	ST	Master clear (reset) input or Programming Voltage (VPP) input. This is the active low reset input to the chip.
						PORTA is a bi-directional I/O Port except for RA0 and RA1 which are input only.
RA0/INT	56	60	48	I	ST	RA0 can also be selected as an external interrupt input. Interrupt can be configured to be on positive or negative edge.
RA1/T0CKI	41	44	33	I	ST	RA1 can also be selected as an external interrupt input, and the interrupt can be configured to be on pos- itive or negative edge. RA1 can also be selected to be the clock input to the Timer0 timer/counter.
RA2/ <del>SS</del> /SCL	42	45	34	I/O	ST	RA2 can also be used as the slave select input for the SPI or the clock input for the I <sup>2</sup> C bus. High voltage, high current, open drain input/output port pin.
RA3/SDI/SDA	43	46	35	I/O	ST	RA3 can also be used as the data input for the SPI or the data for the I <sup>2</sup> C bus. High voltage, high current, open drain input/output port pin.
RA4/RX1/DT1	40	43	32	I/O †	ST	RA4 can also be selected as the USART1 (SCI) Asyn- chronous Receive or USART1 (SCI) Synchronous Data.
RA5/TX1/CK1	39	42	31	I/O †	ST	RA5 can also be selected as the USART1 (SCI) Asyn- chronous Transmit or USART1 (SCI) Synchronous Clock.
						PORTB is a bi-directional I/O Port with software config- urable weak pull-ups.
RB0/CAP1	55	59	47	I/O	ST	RB0 can also be the Capture1 input pin.
RB1/CAP2	54	58	46	I/O	ST	RB1 can also be the Capture2 input pin.
RB2/PWM1	50	54	42	I/O	ST	RB2 can also be the PWM1 output pin.
RB3/PWM2	53	57	45	I/O	ST	RB3 can also be the PWM2 output pin.
RB4/TCLK12	52	56	44	I/O	ST	RB4 can also be the external clock input to Timer1 and Timer2.
RB5/TCLK3	51	55	43	I/O	ST	RB5 can also be the external clock input to Timer3.
RB6/SCK	44	47	36	I/O	ST	RB6 can also be used as the master/slave clock for the SPI.
RB7/SDO	45	48	37	I/O	ST	RB7 can also be used as the data output for the SPI.

TABLE 3-1:	PINOUT DESCRIPTIONS
------------	---------------------

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

† The output is only available by the Peripheral operation.

TABLE 3-1:	PINOUT DESCRIPTIONS						
Name	DIP No.	PLCC No.	TQFP No.	l/O/P Type	Buffer Type	Description	
						PORTC is a bi-directional I/O Port.	
RC0/AD0	2	3	58	I/O	TTL	This is also the least significant byte (LSB) of the 16-bit	
RC1/AD1	63	67	55	I/O	TTL	wide system bus in microprocessor mode or extended	
RC2/AD2	62	66	54	I/O	TTL	microcontroller mode. In multiplexed system bus con-	
RC3/AD3	61	65	53	I/O	TTL	figuration, these pins are address output as well as data input or output.	
RC4/AD4	60	64	52	I/O	TTL		
RC5/AD5	58	63	51	I/O	TTL		
RC6/AD6	58	62	50	I/O	TTL		
RC7/AD7	57	61	49	I/O	TTL		
						PORTD is a bi-directional I/O Port.	
RD0/AD8	10	11	2	I/O	TTL	This is also the most significant byte (MSB) of the	
RD1/AD9	9	10	1	I/O	TTL	16-bit system bus in microprocessor mode or extended	
RD2/AD10	8	9	64	I/O	TTL	microprocessor mode or extended microcontroller	
RD3/AD11	7	8	63	I/O	TTL	mode. In multiplexed system bus configuration these pins are address output as well as data input or output.	
RD4/AD12	6	7	62	I/O	TTL		
RD5/AD13	5	6	61	I/O	TTL		
RD6/AD14	4	5	60	I/O	TTL		
RD7/AD15	3	4	59	I/O	TTL		
						PORTE is a bi-directional I/O Port.	
RE0/ALE	11	12	3	I/O	TTL	In microprocessor mode or extended microcontroller mode, RE0 is the Address Latch Enable (ALE) output. Address should be latched on the falling edge of ALE output.	
RE1/OE	12	13	4	I/O	TTL	In microprocessor or extended microcontroller mode, RE1 is the Output Enable ( $\overline{OE}$ ) control output (active low).	
RE2/WR	13	14	5	I/O	TTL	In microprocessor or extended microcontroller mode, RE2 is the Write Enable ( $\overline{WR}$ ) control output (active low).	
RE3/CAP4	14	15	6	I/O	ST	RE3 can also be the Capture4 input pin.	
						PORTF is a bi-directional I/O Port.	
RF0/AN4	26	28	18	I/O	ST	RF0 can also be analog input 4.	
RF1/AN5	25	27	17	I/O	ST	RF1 can also be analog input 5.	
RF2/AN6	24	26	16	I/O	ST	RF2 can also be analog input 6.	
RF3/AN7	23	25	15	I/O	ST	RF3 can also be analog input 7.	
RF4/AN8	22	24	14	I/O	ST	RF4 can also be analog input 8.	
RF5/AN9	21	23	13	I/O	ST	RF5 can also be analog input 9.	
RF6/AN10	20	22	12	I/O	ST	RF6 can also be analog input 10.	
RF7/AN11	19	21	11	I/O	ST	RF7 can slso be analog input 11.	

TABLE 3-1: PINOUT DESCRIPTIONS

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

† The output is only available by the Peripheral operation.

Name	DIP No.	PLCC No.	TQFP No.	l/O/P Type	Buffer Type	Description
						PORTG is a bi-directional I/O Port.
RG0/AN3	32	34	24	I/O	ST	RG0 can also be analog input 3.
RG1/AN2	31	33	23	I/O	ST	RG1 can also be analog input 2.
RG2/AN1/VREF-	30	32	22	I/O	ST	RG2 can also be analog input 1, or the ground reference voltage
RG3/AN0/VREF+	29	31	21	I/O	ST	RG3 can also be analog input 0, or the positive reference voltage
RG4/CAP3	35	38	27	I/O	ST	RG4 can also be the Capture3 input pin.
RG5/PWM3	36	39	28	I/O	ST	RG5 can also be the PWM3 output pin.
RG6/RX2/DT2	38	41	30	I/O	ST	RG6 can also be selected as the USART2 (SCI) Asyn- chronous Receive or USART2 (SCI) Synchronous Data.
RG7/TX2/CK2	37	40	29	I/O	ST	RG7 can also be selected as the USART2 (SCI) Asyn- chronous Transmit or USART2 (SCI) Synchronous Clock.
TEST	16	17	8	I	ST	Test mode selection control input. Always tie to Vss for nor- mal operation.
Vss	17, 33, 49, 64	19, 36,53, 68	9, 25, 41, 56	Р		Ground reference for logic and I/O pins.
Vdd	1, 18, 34, 46	2, 20, 37, 49,	10, 26, 38, 57	Р		Positive supply for logic and I/O pins.
AVss	28	30	20	Р		Ground reference for A/D converter. This pin <b>MUST</b> be at the same potential as Vss.
AVDD	27	29	19	Р		Positive supply for A/D converter. This pin <b>MUST</b> be at the same potential as VDD.
NC	-	1, 18, 35, 52	-			No Connect. Leave these pins unconnected.

TABLE 3-1: PINOUT DESCRIPTIONS

Legend: I = Input only; O = Output only; I/O = Input/Output; P = Power; — = Not Used; TTL = TTL input; ST = Schmitt Trigger input.

† The output is only available by the Peripheral operation.

# **PIC17C75X**

NOTES:

#### 4.0 ON-CHIP OSCILLATOR CIRCUIT

The internal oscillator circuit is used to generate the device clock. Four device clock periods generate an internal instruction clock (TCY). There are four modes that the oscillator can operate in. These are selected by the device configuration bits during device programming. These modes are:

- LF Low Frequency (Fosc <= 2 MHz)
- XT Standard Crystal/Resonator Frequency (2 MHz <= Fosc <= 33 MHz)
- EC External Clock Input (Default oscillator configuration)
- RC External Resistor/Capacitor (Fosc <= 4 MHz)

There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt.

Several oscillator options are made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options.

#### 4.1 Oscillator Configurations

#### 4.1.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

The main difference between the LF and XT modes is the gain of the internal inverter of the oscillator circuit which allows the different frequency ranges.

For more details on the device configuration bits, see Section 17.0.

4.1.2 CRYSTAL OSCILLATOR / CERAMIC RESONATORS

In XT or LF modes, a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 4-2). The PIC17CXXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications.

For frequencies above 20 MHz, it is common for the crystal to be an overtone mode crystal. Use of overtone mode crystals require a tank circuit to attenuate the gain at the fundamental frequency. Figure 4-3 shows an example circuit.


#### 4.1.2.1 OSCILLATOR / RESONATOR START-UP

As the device voltage increases from Vss, the oscillator will start its oscillations. The time required for the oscillator to start oscillating depends on many factors. These include:


- Crystal / resonator frequency
- Capacitor values used (C1 and C2)
- Device VDD rise time.
- System temperature
- · Series resistor value (and type) if used
- Oscillator mode selection of device (which selects the gain of the internal oscillator inverter)

Figure 4-1 shows an example of a typical oscillator / resonator start-up. The peak-to-peak voltage of the oscillator waveform can be quite low (less than 50% of device VDD) when the waveform is centered at VDD/2 (refer to parameter number D033 and D043 in the electrical specification section).

#### FIGURE 4-1: OSCILLATOR / RESONATOR START-UP CHARACTERISTICS



#### FIGURE 4-2: CRYSTAL OR CERAMIC RESONATOR OPERATION (XT OR LF OSC CONFIGURATION)



Note 1: A series resistor (Rs) may be required for AT strip cut crystals.

#### TABLE 4-1: CAPACITOR SELECTION FOR CERAMIC RESONATORS

Oscillator Type	Resonator Frequency	Capacitor Range C1 = C2 $^{(1)}$
LF	455 kHz	15 68 pF
	2.0 MHz	10-33 pF
XT	4.0 MHz	22-68 pF
	8.0 MHz	33,5100 pF
	16.0 MHz	33 - 100 pF

Higher capacitance increases the stability of the oscillator but also increases the start-up time. These values are for design guidance only. Since each resonator has its own characteristics, the user should consult the resonator manufacturer for appropriate values of external components. Note 1: These values include all board capaci-

tances on this pin. Actual capacitor value depends on board capacitance

#### Resonators Used:

455 kHz	Panasonic EFO-A455K04B	± 0.3%
2.0 MHz	Murata Erie CSA2.00MG	± 0.5%
4.0 MHz	Murata Erie CSA4.00MG	± 0.5%
8.0 MHz	Murata Erie CSA8.00MT	± 0.5%
16.0 MHz	Murata Erie CSA16.00MX	± 0.5%
Resona	tors used did not have built-in capaci	tors.

#### FIGURE 4-3: CRYSTAL OPERATION, OVERTONE CRYSTALS (XT OSC CONFIGURATION)




TABLE 4-2:	<b>CAPACITOR SELECTION FOR</b>
	CRYSTAL OSCILLATOR

Osc Type	Freq	C1 <sup>(3)</sup>	C2 <sup>(3)</sup>
LF	32 kHz <sup>(1)</sup>	100-150 pF	100-150 pF
	1 MHz	10-33 pF	( <b>0</b> -33 pĘ
	2 MHz	10-33 pF	10-33 pF
XT	2 MHz	47-100 pF	\ 47-100 pF
	4 MHz	15-68 pF	\ ∫15-68 pF
	8 MHz <sup>(2)</sup>	15-47 pE	∑ 15-47 pF
	16 MHz		TBD
	25 MHz	15-47 pF	15-47 pF
	32 MHz (3) <	1140	10

Higher capacitance increases the stability of the oscillator but also increases the start-up time and the oscillator current. These values are for design guidance only. Rs may be required in XT mode to avoid overdriving the crystals with low drive tovel specification. Since each crystal has its own characteristics, the user should consult the crystal manufacturer for appropriate values for external components.


- Note 1: For VDD > 4.5V, C1 = C2  $\approx$  30 pF is recom-
  - S mended.
    - 2: Rs of 330Ω is required for a capacitor combination of 15/15 pF.
    - 3: These values include all board capacitances on this pin. Actual capacitor value depends on board capacitance

#### **Crystals Used:** 32.768 kHz Epson C-001R32.768K-A ± 20 PPM 1.0 MHz ECS-10-13-1 ± 50 PPM 2.0 MHz ECS-20-20-1 ± 50 PPM 4.0 MHz ECS-40-20-1 ± 50 PPM 8.0 MHz ECS ECS-80-S-4 ± 50 PPM ECS-80-18-1 16.0 MHz ECS-160-20-1 TBD 25 MHz CTS CTS25M ± 50 PPM 32 MHz **CRYSTEK HF-2** ± 50 PPM

#### 4.1.3 EXTERNAL CLOCK OSCILLATOR

In the EC oscillator mode, the OSC1 input can be driven by CMOS drivers. In this mode, the OSC1/CLKIN pin is hi-impedance and the OSC2/CLK-OUT pin is the CLKOUT output (4 TOSC).

#### FIGURE 4-4: EXTERNAL CLOCK INPUT OPERATION (EC OSC CONFIGURATION)



#### 4.1.4 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used: one with series resonance, or one with parallel resonance.

Figure 4-5 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

#### FIGURE 4-5: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT





Figure 4-6 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

#### FIGURE 4-6: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



#### 4.1.5 RC OSCILLATOR

For timing insensitive applications, the RC device option offers additional cost savings. RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 4-7 shows how the R/C combination is connected to the PIC17CXXX. For Rext values below 2.2 k $\Omega$ , the oscillator operation may become unstable, or stop completely. For very high Rext values (e.g. 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend to keep Rext between 3 k $\Omega$  and 100 k $\Omega$ .


Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With little or no external capacitance, oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See Section 21.0 for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See Section 21.0 for variation of oscillator frequency due to VDD for given Rext/Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 4-8 for waveform).

#### FIGURE 4-7: RC OSCILLATOR MODE



#### 4.1.5.1 RC START-UP

As the device voltage increases, the RC will immediately start its oscillations once the pin voltage levels meet the input threshold specifications (parameter number D032 and D042 in the electrical specification section). The time required for the RC to start oscillating depends on many factors. These include:

- Resistor value used
- · Capacitor value used
- Device VDD rise time
- · System temperature

#### 4.2 <u>Clocking Scheme/Instruction Cycle</u>


The clock input (from OSC1) is internally divided by four to generate four non-overlapping quadrature clocks, namely Q1, Q2, Q3, and Q4. Internally, the program counter (PC) is incremented every Q1, and the instruction is fetched from the program memory and latched into the instruction register in Q4. The instruction is decoded and executed during the following Q1 through Q4. The clocks and instruction execution flow are shown in Figure 4-8.

#### 4.3 Instruction Flow/Pipelining

An "Instruction Cycle" consists of four Q cycles (Q1, Q2, Q3, and Q4). The instruction fetch and execute are pipelined such that fetch takes one instruction cycle while decode and execute takes another instruction cycle. However, due to the pipelining, each instruction effectively executes in one cycle. If an instruction causes the program counter to change (e.g. GOTO) then two cycles are required to complete the instruction (Example 4-1).


A fetch cycle begins with the program counter incrementing in Q1.

In the execution cycle, the fetched instruction is latched into the "Instruction Register (IR)" in cycle Q1. This instruction is then decoded and executed during the Q2, Q3, and Q4 cycles. Data memory is read during Q2 (operand read) and written during Q4 (destination write).



#### FIGURE 4-8: CLOCK/INSTRUCTION CYCLE

EXAMPLE 4-1: INSTRUCTION PIPELINE FLOW



All instructions are single cycle, except for any program branches. These take two cycles since the fetch instruction is "flushed" from the pipeline while the new instruction is being fetched and then executed.

# **PIC17C75X**

NOTES:

### 5.0 RESET


The PIC17CXXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- MCLR reset during normal operation
- Brown-out Reset
- WDT Reset (normal operation)

Some registers are not affected in any reset condition, their status is unknown on POR and unchanged in any other reset. Most other registers are forced to a "reset state" on Power-on Reset (POR), Brown-out Reset (BOR), on MCLR or WDT Reset and on MCLR reset during SLEEP. A WDT Reset during SLEEP, is viewed as the resumption of normal operation. The TO and PD bits are set or cleared differently in different reset situations as indicated in Table 5-3. These bits are used in software to determine the nature of the reset. See Table 5-4 for a full description of reset states of all registers.

Note: While the device is in a reset state, the internal phase clock is held in the Q1 state. Any processor mode that allows external execution will force the RE0/ALE pin as a low output and the RE1/OE and RE2/WR pins as high outputs.

A simplified block diagram of the on-chip reset circuit is shown in Figure 5-1.



#### FIGURE 5-1: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT


#### 5.1 <u>Power-on Reset (POR), Power-up</u> <u>Timer (PWRT), Oscillator Start-up</u> <u>Timer (OST), and Brown-out Reset</u> (BOR)

#### 5.1.1 POWER-ON RESET (POR)


The Power-on Reset circuit holds the device in reset until VDD is above the trip point (in the range of 1.4V -2.3V). The devices produce an internal reset for both rising and falling VDD. To take advantage of the POR, just tie the MCLR/VPP pin directly (or through a resistor) to VDD. This will eliminate external RC components usually needed to create Power-on Reset. A minimum rise time for VDD is required. See Electrical Specifications for details.

Figure 5-2 and Figure 5-3 show two possible POR circuits.

#### FIGURE 5-2: USING ON-CHIP POR



#### FIGURE 5-3: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)



#### 5.1.2 POWER-UP TIMER (PWRT)

The Power-up Timer provides a fixed 96 ms time-out (nominal) on power-up. This occurs from the rising edge of the POR signal and after the first rising edge of MCLR (detected high). The Power-up Timer operates on an internal RC oscillator. The chip is kept in RESET as long as the PWRT is active. In most cases the PWRT delay allows VDD to rise to an acceptable level.

The power-up time delay will vary from chip to chip and with VDD and temperature. See DC parameters for details.

#### 5.1.3 OSCILLATOR START-UP TIMER (OST)


The Oscillator Start-up Timer (OST) provides a 1024 oscillator cycle (1024Tosc) delay after  $\overline{\text{MCLR}}$  is detected high or a wake-up from SLEEP event occurs.

The OST time-out is invoked only for XT and LF oscillator modes on a Power-on Reset or a Wake-up from SLEEP.

The OST counts the oscillator pulses on the OSC1/CLKIN pin. The counter only starts incrementing after the amplitude of the signal reaches the oscillator input thresholds. This delay allows the crystal oscillator or resonator to stabilize before the device exits reset. The length of the time-out is a function of the crystal/resonator frequency.

Figure 5-4 shows the operation of the OST circuit. In this figure the oscillator is of such a low frequency that OST time out occurs after the power-up timer time-out.

#### FIGURE 5-4: OSCILLATOR START-UP TIME



This figure shows in greater detail the timings involved with the oscillator start-up timer. In this example the low frequency crystal start-up time is larger than power-up time (TPWRT).

Tosc1 = time for the crystal oscillator to react to an oscillation level detectable by the Oscillator Start-up Timer (ost).

Tost = 1024Tosc.

#### 5.1.4 TIME-OUT SEQUENCE

On power-up the time-out sequence is as follows: First the internal POR signal goes high when the POR trip point is reached. If MCLR is high, then both the OST and PWRT timers start. In general the PWRT time-out is longer, except with low frequency crystals/resonators. The total time-out also varies based on oscillator configuration. Table 5-1 shows the times that are associated with the oscillator configuration. Figure 5-5 and Figure 5-6 display these time-out sequences. If the device voltage is not within electrical specification at the end of a time-out, the  $\overline{\text{MCLR}}/\text{VPP}$  pin must be held low until the voltage is within the device specification. The use of an external RC delay is sufficient for many of these applications.

The time-out sequence begins from the first rising edge of  $\overline{\text{MCLR}}.$ 

Table 5-3 shows the reset conditions for some special registers, while Table 5-4 shows the initialization conditions for all the registers.

#### TABLE 5-1: TIME-OUT IN VARIOUS SITUATIONS

Oscillator Configuration	Power-up	Wake up from SLEEP	MCLR Reset	BOR
XT, LF	Greater of: 96 ms or 1024Tosc	1024Tosc		_
EC, RC	Greater of: 96 ms or 1024Tosc	—	—	_

#### TABLE 5-2: STATUS BITS AND THEIR SIGNIFICANCE

POR	BOR <sup>(1)</sup>	то	PD	Event
0	0	1	1	Power-on Reset
1	1	1	0	MCLR Reset during SLEEP or interrupt wake-up from SLEEP
1	1	0	1	WDT Reset during normal operation
1	1	0	0	WDT Wake-up during SLEEP
1	1	1	1	MCLR Reset during normal operation
1	0	x	x	Brown-out Reset
0	0	0	x	Illegal, TO is set on POR
0	0	x	0	Illegal, PD is set on POR
x	x	1	1	CLRWDT instruction executed
Note 1: V	Note 1: When BOR is enabled, else the BOR status bit is unknown			

#### TABLE 5-3: RESET CONDITION FOR THE PROGRAM COUNTER AND THE CPUSTA REGISTER


Event	PCH:PCL	CPUSTA <sup>(4)</sup>	OST Active	
Power-on Reset		0000h	11 1100	Yes
Brown-out Reset		0000h	11 1101	No
MCLR Reset during normal ope	ration	0000h	11 1111	No
MCLR Reset during SLEEP		0000h	11 1011	Yes (2)
WDT Reset during normal opera	ation	0000h	11 0111	No
WDT Wake-up during SLEEP <sup>(3)</sup>		0000h	11 0011	Yes (2)
Interrupt wake-up from SLEEP	GLINTD is set	PC + 1	11 1011	Yes (2)
	GLINTD is clear	PC + 1 <sup>(1)</sup>	10 1011	Yes (2)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0'.

Note 1: On wake-up, this instruction is executed. The instruction at the appropriate interrupt vector is fetched and then executed.


- 2: The OST is only active when the Oscillator is configured for XT or LF modes.
- 3: The Program Counter = 0, that is, the device branches to the reset vector. This is different from the mid-range devices.
- 4: When  $\overline{BOR}$  is enabled, else the  $\overline{BOR}$  status bit is unknown.

In Figure 5-5, Figure 5-6 and Figure 5-7, TPWRT > TOST, as would be the case in higher frequency crystals. For lower frequency crystals, (i.e., 32 kHz) TOST would be greater.



#### FIGURE 5-5: TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)





#### FIGURE 5-7: SLOW RISE TIME (MCLR TIED TO VDD)




TABLE 5-4:	INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS
IADLE J-4.	INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS

Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEF through interrupt
Unbanked	1			
INDF0	00h	N.A.	N.A.	N.A.
FSR0	01h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	02h	0000h	0000h	PC + 1 <sup>(2)</sup>
PCLATH	03h	0000 0000	0000 0000	uuuu uuuu
ALUSTA	04h	1111 xxxx	1111 uuuu	1111 uuuu
TOSTA	05h	0000 000-	0000 000-	0000 000-
CPUSTA <sup>(3)</sup>	06h	11 1100 <sup>(4)</sup>	11 qquu <sup>(4)</sup>	uu qquu <sup>(4)</sup>
INTSTA	07h	0000 0000	0000 0000	uuuu uuuu <sup>(1)</sup>
INDF1	08h	N.A.	N.A.	N.A.
FSR1	09h	xxxx xxxx	uuuu uuuu	uuuu uuuu
WREG	0Ah	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR0L	0Bh	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR0H	0Ch	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLPTRL	0Dh	0000 0000	0000 0000	uuuu uuuu
TBLPTRH	0Eh	0000 0000	0000 0000	uuuu uuuu
BSR	0Fh	0000 0000	0000 0000	uuuu uuuu
Bank 0				
PORTA	10h	0-xx xxxx	0-uu uuuu	u-uu uuuu
DDRB	11h	1111 1111	1111 1111	uuuu uuuu
PORTB	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
RCSTA1	13h	0000 -00x	0000 -00u	uuuu -uuu
RCREG1	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TXSTA1	15h	00001x	00001u	uuuuuu
TXREG1	16h	xxxx xxxx	uuuu uuuu	นนนน นนนน
SPBRG1	17h	xxxx xxxx	uuuu uuuu	นนนน นนนน
Bank 1				
DDRC	10h	1111 1111	1111 1111	uuuu uuuu
PORTC	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
DDRD	12h	1111 1111	1111 1111	uuuu uuuu
PORTD	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
DDRE	14h	1111	1111	uuuu
PORTE	15h	xxxx	uuuu	uuuu
PIR1	16h	x000 0010	u000 0010	uuuu uuuu <sup>(1)</sup>
PIE1	17h	0000 0000	0000 0000	 uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition.

Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for reset value of specific condition.

4: If Brown-out is enabled, else the  $\frac{1}{BOR}$  bit is unknown.

TABLE 5-4:	INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS	(Cont.'d)
------------	--	-----------

Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Bank 2				
TMR1	10h	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR2	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR3L	12h	XXXX XXXX	uuuu uuuu	uuuu uuuu
TMR3H	13h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PR1	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR2	15h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PR3/CA1L	16h	XXXX XXXX	uuuu uuuu	uuuu uuuu
PR3/CA1H	17h	XXXX XXXX	uuuu uuuu	uuuu uuuu
Bank 3				
PW1DCL	10h	xx	uu	uu
PW2DCL	11h	xx0	uu0	uuu
PW1DCH	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PW2DCH	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA2L	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA2H	15h	xxxx xxxx	uuuu uuuu	uuuu uuuu
TCON1	16h	0000 0000	0000 0000	uuuu uuuu
TCON2	17h	0000 0000	0000 0000	นนนน นนนน
Bank 4				
PIR2	10h	000- 0010	000- 0010	uuu- uuuu <b>(1)</b>
PIE2	11h	000- 0000	000- 0000	uuu- uuuu
Unimplemented	12h			
RCSTA2	13h	0000 -00x	0000 -00u	uuuu -uuu
RCREG2	14h	XXXX XXXX	uuuu uuuu	uuuu uuuu
TXSTA2	15h	00001x	00001u	uuuuuu
TXREG2	16h	xxxx xxxx	uuuu uuuu	uuuu uuuu
SPBRG2	17h	xxxx xxxx	uuuu uuuu	uuuu uuuu
Bank 5				
DDRF	10h	1111 1111	1111 1111	uuuu uuuu
PORTF	11h	xxxx xxxx	uuuu uuuu	uuuu uuuu
DDRG	12h	1111 1111	1111 1111	uuuu uuuu
PORTG	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
ADCON0	14h	0000 -0-0	0000 -0-0	uuuu uuuu
ADCON1	15h	000- 0000	000- 0000	uuuu uuuu
ADRESL	16h	XXXX XXXX	xxxx xxxx	uuuu uuuu
ADRESH	17h	XXXX XXXX	xxxx xxxx	uuuu uuuu

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition.

Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for reset value of specific condition.

4: If Brown-out is enabled, else the BOR bit is unknown.

Register	Address	Power-on Reset Brown-out Reset	MCLR Reset WDT Reset	Wake-up from SLEEP through interrupt
Bank 6			·	
SSPADD	10h	0000 0000	0000 0000	uuuu uuuu
SSPCON1	11h	0000 0000	0000 0000	uuuu uuuu
SSPCON2	12h	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	13h	0000 0000	0000 0000	uuuu uuuu
SSPBUF	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
Unimplemented	15h			
Unimplemented	16h			
Unimplemented	17h			
Bank 7				
PW3DCL	10h	xxx	uuu	uuu
PW3DCH	11h	xxxx xxxx	uuuu uuuu	นนนน นนนน
CA3L	12h	xxxx xxxx	uuuu uuuu	uuuu uuuu
САЗН	13h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA4L	14h	xxxx xxxx	uuuu uuuu	uuuu uuuu
CA4H	15h		uuuu uuuu	uuuu uuuu
TCON3	16h	-000 0000	-000 0000	-uuu uuuu
Unimplemented	17h			
Unbanked				
PRODL	18h	xxxx xxxx	uuuu uuuu	uuuu uuuu
PRODH	19h	xxxx xxxx	uuuu uuuu	uuuu uuuu

 TABLE 5-4:
 INITIALIZATION CONDITIONS FOR SPECIAL FUNCTION REGISTERS (Cont.'d)

Legend: u = unchanged, x = unknown, - = unimplemented read as '0', q = value depends on condition.

Note 1: One or more bits in INTSTA, PIR1, PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the GLINTD bit is cleared, the PC is loaded with the interrupt vector.

3: See Table 5-3 for reset value of specific condition.

4: If Brown-out is enabled, else the BOR bit is unknown.

#### 5.1.5 **BROWN-OUT RESET (BOR)**


PIC17C75X devices have an on-chip Brown-out Reset circuitry. This circuitry places the device into a reset when the device voltage falls below a trip point (BVDD). This ensures that the device does not continue program execution outside the valid operation range of the device. Brown-out resets are typically used in AC line applications or large battery applications where large loads may be switched in (such as automotive).

Note:	Before using the on-chip brown-out for a
	voltage supervisory function, please
	review the electrical specifications to
	ensure that they meet your requirements.


A configuration bit, BODEN, can disable (if clear/programmed) or enable (if set) the Brown-out Reset circuitry. If VDD falls below BVDD (Typically 4.0V, parameter D005 in electrical specification section), for greater than parameter D035, the brown-out situation will reset the chip. A reset is not guaranteed to occur if VDD falls below BVDD for less than parameter D035. The chip will remain in Brown-out Reset until VDD rises above BVDD. The Power-up Timer will now be invoked and will keep the chip in reset an additional 96 ms. If VDD drops below BVDD while the Power-up Timer is running, the chip will go back into a Brown-out Reset and the Power-up Timer will be initialized. Once VDD rises above BVDD, the Power-up Timer will execute a 96 ms time delay. Figure 5-10 shows typical Brown-out situations.

In some applications the Brown-out reset trip point of the device may not be at the desired level. Figure 5-8 and Figure 5-9 are two examples of external circuitry that may be implemented. Each needs to be evaluated to determine if they match the requirements of the application.


#### FIGURE 5-8: EXTERNAL BROWN-OUT **PROTECTION CIRCUIT 1**



#### FIGURE 5-9: **EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2**



$$PD \bullet \frac{R1}{R1 + R2} = 0.7$$



#### FIGURE 5-10: BROWN-OUT SITUATIONS

### 6.0 INTERRUPTS

The PIC17C75X devices have 18 sources of interrupt:

- External interrupt from the RA0/INT pin
- Change on RB7:RB0 pins
- TMR0 Overflow
- TMR1 Overflow
- TMR2 Overflow
- TMR3 Overflow
- USART1 Transmit buffer empty
- USART1 Receive buffer full
- USART2 Transmit buffer empty
- USART2 Receive buffer full
- SSP Interrupt
- SSP I<sup>2</sup>C bus collision interrupt
- A/D conversion complete
- Capture1
- Capture2
- Capture3
- Capture4
- T0CKI edge occurred

There are six registers used in the control and status of interrupts. These are:

- CPUSTA
- INTSTA
- PIE1
- PIR1
- PIE2
- PIR2

The CPUSTA register contains the GLINTD bit. This is the Global Interrupt Disable bit. When this bit is set, all interrupts are disabled. This bit is part of the controller core functionality and is described in the Memory Organization section.

#### FIGURE 6-1: INTERRUPT LOGIC

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with the interrupt vector address. There are four interrupt vectors. Each vector address is for a specific interrupt source (except the peripheral interrupts which all vector to the same address). These sources are:


- External interrupt from the RA0/INT pin
- TMR0 Overflow
- T0CKI edge occurred
- Any peripheral interrupt

When program execution vectors to one of these interrupt vector addresses (except for the peripheral interrupts), the interrupt flag bit is automatically cleared. Vectoring to the peripheral interrupt vector address does not automatically clear the source of the interrupt. In the peripheral interrupt service routine, the source(s) of the interrupt can be determined by testing the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid infinite interrupt requests.

When an interrupt condition is met, that individual interrupt flag bit will be set regardless of the status of its corresponding mask bit or the GLINTD bit.

For external interrupt events, there will be an interrupt latency. For two cycle instructions, the latency could be one instruction cycle longer.

The "return from interrupt" instruction, RETFIE, can be used to mark the end of the interrupt service routine. When this instruction is executed, the stack is "POPed", and the GLINTD bit is cleared (to re-enable interrupts).



#### 6.1 Interrupt Status Register (INTSTA)

The Interrupt Status/Control register (INTSTA) records the individual interrupt requests in flag bits, and contains the individual interrupt enable bits (not for the peripherals).

The PEIF bit is a read only, bit wise OR of all the peripheral flag bits in the PIR registers (Figure 6-5 and Figure 6-6).

Note: T0IF, INTF, T0CKIF, and PEIF get set by their specified condition, even if the corresponding interrupt enable bit is clear (interrupt disabled) or the GLINTD bit is set (all interrupts disabled).

Care should be taken when clearing any of the INTSTA register enable bits when interrupts are enabled (GLINTD is clear). If any of the INTSTA flag bits (T0IF, INTF, T0CKIF, or PEIF) are set in the same instruction cycle as the corresponding interrupt enable bit is cleared, the device will vector to the reset address (0x00).

When disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

#### FIGURE 6-2: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

R - 0						
PEIF	TOCKIF     TOIF     INTF     PEIE     TOCKIE     TOIE     INTE     R = Readable bit       bito					
bit7	bit0 v = vintable bit - n = Value at POR reset					
bit 7:	<ul> <li>PEIF: Peripheral Interrupt Flag bit</li> <li>This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresponding enable bits.</li> <li>1 = A peripheral interrupt is pending</li> <li>0 = No peripheral interrupt is pending</li> </ul>					
bit 6:	<b>TOCKIF</b> : External Interrupt on TOCKI Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (18h). 1 = The software specified edge occurred on the RA1/T0CKI pin 0 = The software specified edge did not occur on the RA1/T0CKI pin					
bit 5:	<b>T0IF</b> : TMR0 Overflow Interrupt Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (10h). 1 = TMR0 overflowed 0 = TMR0 did not overflow					
bit 4:	INTF: External Interrupt on INT Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program execution to vector (08h). 1 = The software specified edge occurred on the RA0/INT pin 0 = The software specified edge did not occur on the RA0/INT pin					
bit 3:	<b>PEIE</b> : Peripheral Interrupt Enable bit This bit enables all peripheral interrupts that have their corresponding enable bits set. 1 = Enable peripheral interrupts 0 = Disable peripheral interrupts					
bit 2:	<b>T0CKIE</b> : External Interrupt on T0CKI Pin Enable bit 1 = Enable software specified edge interrupt on the RA1/T0CKI pin 0 = Disable interrupt on the RA1/T0CKI pin					
bit 1:	<b>T0IE</b> : TMR0 Overflow Interrupt Enable bit 1 = Enable TMR0 overflow interrupt 0 = Disable TMR0 overflow interrupt					
bit 0:	INTE: External Interrupt on RA0/INT Pin Enable bit 1 = Enable software specified edge interrupt on the RA0/INT pin 0 = Disable software specified edge interrupt on the RA0/INT pin					

#### 6.2 <u>Peripheral Interrupt Enable Register1</u> (PIE1) and Register2 (PIE2)

These registers contains the individual enable bits for the peripheral interrupts.

#### FIGURE 6-3: PIE1 REGISTER (ADDRESS: 17h, BANK 1)

RBIE	TMR3IE TMR2IE TMR1IE CA2IE CA1IE TX1IE	RC1IE	R = Readable bit
it7		bit0	W = Writable bit -n = Value at POR reset
it 7:	<b>RBIE</b> : PORTB Interrupt on Change Enable bit 1 = Enable PORTB interrupt on change 0 = Disable PORTB interrupt on change		
it 6:	<b>TMR3IE</b> : TMR3 Interrupt Enable bit 1 = Enable TMR3 interrupt 0 = Disable TMR3 interrupt		
it 5:	<b>TMR2IE</b> : TMR2 Interrupt Enable bit 1 = Enable TMR2 interrupt 0 = Disable TMR2 interrupt		
it 4:	<b>TMR1IE</b> : TMR1 Interrupt Enable bit 1 = Enable TMR1 interrupt 0 = Disable TMR1 interrupt		
it 3:	<b>CA2IE</b> : Capture2 Interrupt Enable bit 1 = Enable Capture2 interrupt 0 = Disable Capture2 interrupt		
it 2:	<b>CA1IE</b> : Capture1 Interrupt Enable bit 1 = Enable Capture1 interrupt 0 = Disable Capture1 interrupt		
it 1:	<b>TX1IE</b> : USART1 Transmit Interrupt Enable bit 1 = Enable USART1 Transmit buffer empty interrupt 0 = Disable USART1 Transmit buffer empty interrupt		
it 0:	<b>RC1IE</b> : USART1 Receive Interrupt Enable bit 1 = Enable USART1 Receive buffer full interrupt 0 = Disable USART1 Receive buffer full interrupt		

#### FIGURE 6-4: PIE2 REGISTER (ADDRESS: 11h, BANK 4)

R/W - 0		R/W - 0	U - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	[]
SSPIE	BCLIE	ADIE		CA4IE	CA3IE	TX2IE	RC2IE	R = Readable bit
bit7							bit0	W = Writable bit -n = Value at POR reset
bit 7:	SSPIE: Synchronous Serial Port Interrupt Enable 1 = Enable SSP Interrupt 0 = Disable SSP Interrupt							
bit 6:	BCLIE: Bus Collision Interrupt Enable 1 = Enable Bus Collision Interrupt 0 = Disable Bus Collision Interrupt							
bit 5:	ADIE: A/D Module Interrupt Enable 1 = Enable A/D Module Interrupt 0 = Disable A/D Module Interrupt							
bit 4:	Unimplemented: Read as '0'							
bit 3:	<b>CA4IE</b> : Capture4 Interrupt Enable 1 = Enable Capture4 Interrupt 0 = Disable Capture4 Interrupt							
bit 2:	<b>CA3IE</b> : Capture3 Interrupt Enable 1 = Enable Capture3 Interrupt 0 = Disable Capture3 Interrupt							
bit 1:	<b>TX2IE</b> : USART2 Transmit Interrupt Enable 1 = Enable USART2 Transmit Interrupt 0 = Disable USART2 Transmit Interrupt							
bit 0:	1 = Enable	SART2 Rec 9 USART2 F 9 USART2 I	Receive Int	errupt				

#### 6.3 <u>Peripheral Interrupt Request</u> <u>Register1 (PIR1) and Register2 (PIR2)</u>

These registers contains the individual flag bits for the peripheral interrupts.

**Note:** These bits will be set by the specified condition, even if the corresponding interrupt enable bit is cleared (interrupt disabled), or the GLINTD bit is set (all interrupts disabled). Before enabling an interrupt, the user may wish to clear the interrupt flag to ensure that the program does not immediately branch to the peripheral interrupt service routine.

#### FIGURE 6-5: PIR1 REGISTER (ADDRESS: 16h, BANK 1)

R/W - 0 RBIF bit7	D       R/W - 0       R/W - 0       R/W - 0       R - 1       R - 0         TMR3IF       TMR2IF       TMR1IF       CA2IF       CA1IF       TX1IF       RC1IF         bit0       bit0       F       W = Writable bit       -n = Value at POR reset				
bit 7:	<b>RBIF</b> : PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (software must end the mismatch condition) 0 = None of the PORTB inputs have changed				
bit 6:	TMR3IF: TMR3 Interrupt Flag bit <u>If Capture1 is enabled (CA1/PR3 = 1)</u> 1 = TMR3 overflowed 0 = TMR3 did not overflow				
	<u>If Capture1 is disabled (CA1/PR3 = 0)</u> 1 = TMR3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value 0 = TMR3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value				
bit 5:	<b>TMR2IF</b> : TMR2 Interrupt Flag bit 1 = TMR2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = TMR2 value has not rolled over to 0000h from equalling the period register (PR2) value				
bit 4:	<b>TMR1IF</b> : TMR1 Interrupt Flag bit <u>If TMR1 is in 8-bit mode (T16 = 0)</u> 1 = TMR1 value has rolled over to 0000h from equalling the period register (PR1) value 0 = TMR1 value has not rolled over to 0000h from equalling the period register (PR1) value				
	<u>If Timer1 is in 16-bit mode (T16 = 1)</u> 1 = TMR2:TMR1 value has rolled over to 0000h from equalling the period register (PR2:PR1) value 0 = TMR2:TMR1 value has not rolled over to 0000h from equalling the period register (PR2:PR1) value				
bit 3:	<b>CA2IF</b> : Capture2 Interrupt Flag bit 1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin				
bit 2:	<b>CA1IF</b> : Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin 0 = Capture event did not occur on RB0/CAP1 pin				
bit 1:	<b>TX1IF</b> : USART1 Transmit Interrupt Flag bit (State controlled by hardware) 1 = USART1 Transmit buffer is empty 0 = USART1 Transmit buffer is full				
bit 0:	<b>RC1IF</b> : USART1 Receive Interrupt Flag bit (State controlled by hardware) 1 = USART1 Receive buffer is full 0 = USART1 Receive buffer is empty				

#### FIGURE 6-6: PIR2 REGISTER (ADDRESS: 10h, BANK 4)

SSPIF	D         R/W - 0         R/W - 0         R - 1         R - 0           I         BCLIF         ADIF         —         CA4IF         CA3IF         TX2IF         RC2IF         R = Readable bit					
bit7	bit0 W = Writable bit					
Diti	-n = Value at POR reset					
bit 7:	SSPIF: Synchronous Serial Port (SSP) Interrupt Flag					
	1 = The SSP interrupt condition has occured, and must be cleared in software before returning from the					
	interrupt service routine. The conditions that will set this bit are: SPI					
	A transmission/reception has taken place.					
	I <sup>2</sup> C Slave / Master					
	A transmission/reception has taken place.					
	I <sup>2</sup> C Master					
	The initiated start condition was completed by the SSP module.					
	The initiated stop condition was completed by the SSP module. The initiated restart condition was completed by the SSP module.					
	The initiated acknowledge condition was completed by the SSP module.					
	A start condition occurred while the SSP module was idle (Multimaster system).					
	A stop condition occurred while the SSP module was idle (Multimaster system).					
	0 = An SSP interrupt condition has occurred.					
bit 6:	BCLIF: Bus Collision Interrupt Flag					
	1 = A bus collision has occurred in the SSP, when configured for $I^2C$ master mode					
	0 = No bus collision has occurred					
bit 5:	ADIF: A/D Module Interrupt Flag					
	1 = An A/D conversion is complete					
	0 = An A/D conversion is not complete					
bit 4:	Unimplemented: Read as '0'					
bit 3:	CA4IF: Capture4 Interrupt Flag					
	1 = Capture event occurred on RE3/CAP4 pin					
	0 = Capture event did not occur on RE3/CAP4 pin					
bit 2:	CA3IF: Capture3 Interrupt Flag					
	1 = Capture event occurred on RG4/CAP3 pin 0 = Capture event did not occur on RG4/CAP3 pin					
L. L. A.						
bit 1:	<b>TX2IF</b> :USART2 Transmit Interrupt Flag (State controlled by hardware) 1 = USART2 Transmit buffer is empty					
	0 = USART2 Transmit buffer is full					
bit 0:	<b>RC2IF</b> : USART2 Receive Interrupt Flag (State controlled by hardware)					
Dit U.	1 = USART2 Receive buffer is full					
	0 = USART2 Receive buffer is empty					

#### 6.4 Interrupt Operation

Global Interrupt Disable bit, GLINTD (CPUSTA<4>), enables all unmasked interrupts (if clear) or disables all interrupts (if set). Individual interrupts can be disabled through their corresponding enable bits in the INTSTA register. Peripheral interrupts need either the global peripheral enable PEIE bit disabled, or the specific peripheral enable bit disabled. Disabling the peripherals via the global peripheral enable bit, disables all peripheral interrupts. GLINTD is set on reset (interrupts disabled).

The RETFIE instruction allows returning from interrupt and re-enables interrupts at the same time.

When an interrupt is responded to, the GLINTD bit is automatically set to disable any further interrupt, the return address is pushed onto the stack and the PC is loaded with the interrupt vector. There are four interrupt vectors which help reduce interrupt latency.

The peripheral interrupt vector has multiple interrupt sources. Once in the peripheral interrupt service routine, the source(s) of the interrupt can be determined by polling the interrupt flag bits. The peripheral interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid continuous interrupts.

The PIC17C75X devices have four interrupt vectors. These vectors and their hardware priority are shown in Table 6-1. If two enabled interrupts occur "at the same time", the interrupt of the highest priority will be serviced first. This means that the vector address of that interrupt will be loaded into the program counter (PC).

## TABLE 6-1:INTERRUPT<br/>VECTORS/PRIORITIES

Address	Vector	Priority
0008h	External Interrupt on RA0/INT pin (INTF)	1 (Highest)
0010h	TMR0 overflow interrupt (T0IF)	2
0018h	External Interrupt on T0CKI (T0CKIF)	3
0020h	Peripherals (PEIF)	4 (Lowest)

**Note 1:** Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GLINTD bit.

Note 2: Before disabling any of the INTSTA enable bits, the GLINTD bit should be set (disabled).

#### 6.5 RA0/INT Interrupt

The external interrupt on the RA0/INT pin is edge triggered. Either the rising edge, if INTEDG bit (T0STA<7>) is set, or the falling edge, if INTEDG bit is clear. When a valid edge appears on the RA0/INT pin, the INTF bit (INTSTA<4>) is set. This interrupt can be disabled by clearing the INTE control bit (INTSTA<0>). The INT interrupt can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

#### 6.6 <u>T0CKI Interrupt</u>

The external interrupt on the RA1/T0CKI pin is edge triggered. Either the rising edge, if the T0SE bit (T0STA<6>) is set, or the falling edge, if the T0SE bit is clear. When a valid edge appears on the RA1/T0CKI pin, the T0CKIF bit (INTSTA<6>) is set. This interrupt can be disabled by clearing the T0CKIE control bit (INTSTA<2>). The T0CKI interrupt can wake up the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

#### 6.7 Peripheral Interrupt

The peripheral interrupt flag indicates that at least one of the peripheral interrupts occurred (PEIF is set). The PEIF bit is a read only bit, and is a bit wise OR of all the flag bits in the PIR registers AND'ed with the corresponding enable bits in the PIE registers. Some of the peripheral interrupts can wake the processor from SLEEP. See Section 17.4 for details on SLEEP operation.

#### 6.8 <u>Context Saving During Interrupts</u>


During an interrupt, only the returned PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt; e.g. WREG, ALUSTA and the BSR registers. This requires implementation in software.

Example 6-2 shows the saving and restoring of information for an interrupt service routine. This is for a simple interrupt scheme, where only one interrupt may occur at a time (no interrupt nesting). The SFRs are stored in the non-banked GPR area.

Example 6-2 shows the saving and restoring of information for a more complex interrupt service routine. This is useful where nesting of interrupts is required. A maximum of 6 levels can be done by this example. The BSR is stored in the non-banked GPR area, while the other registers would be stored in a particular bank. Therefore 6 saves may be done with this routine (since there are 6 non-banked GPR registers). These routines require a dedicated indirect addressing register, FSR0 has been selected for this.

The PUSH and POP code segments could either be in each interrupt service routine or could be subroutines that were called. Depending on the application, other registers may also need to be saved.





#### EXAMPLE 6-1: SAVING STATUS AND WREG IN RAM (SIMPLE)

; The addresses that are used to store the CPUSTA and WREG values must be in the data memory ; address range of 1Ah - 1Fh. Up to 6 locations can be saved and restored using the MOVFP ; instruction. This instruction neither affects the status bits, nor corrupts the WREG register. UNBANK1 EQU ; Address for 1st location to save 0x01A UNBANK2 EQU 0x01B ; Address for 2nd location to save UNBANK3 0x01C ; Address for 3rd location to save EQU UNBANK4 0x01D ; Address for 4th location to save EQU UNBANK5 EQU 0x01E ; Address for 5th location to save ; (Label Not used in program) UNBANK6 EQU 0x01F ; Address for 6th location to save (Label Not used in program) ; ; : ; At Interrupt Vector Address PUSH ALUSTA, UNBANK1 MOVFP ; Push ALUSTA value BSR, UNBANK2 ; Push BSR value MOVFP MOVFP WREG, UNBANK3 ; Push WREG value MOVFP PCLATH, UNBANK4 ; Push PCLATH value ; : ; Interrupt Service Routine (ISR) code ; POP MOVFP UNBANK4, PCLATH ; Restore PCLATH value MOVFP UNBANK3, WREG ; Restore WREG value MOVFP UNBANK2, BSR ; Restore BSR value UNBANK1, ALUSTA ; Restore ALUSTA value MOVFP ; RETFIE ; Return from interrupt (enable interrupts)

#### EXAMPLE 6-2: SAVING STATUS AND WREG IN RAM (NESTED)

; The addresses that are used to store the CPUSTA and WREG values must be in the data memory ; address range of 1Ah - 1Fh. Up to 6 locations can be saved and restored using the MOVFP ; instruction. This instruction neither affects the status bits, nor corrupts the WREG register. ; This routine uses the FRSO, so it controls the FS1 and FSO bits in the ALUSTA register. Nobank\_FSR EQU 0x40 Bank FSR EOU 0x41 ALU\_Temp EQU 0x42 WREG\_TEMP EQU 0x43 0x01A BSR\_S1 EQU ; 1st location to save BSR 0x01B BSR\_S2 ; 2nd location to save BSR (Label Not used in program) EQU 0x01C EQU BSR S3 ; 3rd location to save BSR (Label Not used in program) 0x01D BSR\_S4 EQU ; 4th location to save BSR (Label Not used in program) 0x012 BSR\_S5 EQU ; 5th location to save BSR (Label Not used in program) 0x01F BSR\_S6 EOU ; 6th location to save BSR (Label Not used in program) : INITIALIZATION ; Must Clear all Data RAM CALL CLEAR\_RAM INIT\_POINTERS ; Must Initialize the pointers for POP and PUSH BSR, F ; Set All banks to 0 CLRF CLRF ALUSTA, F ; FSR0 post increment BSF ALUSTA, FS1 CLRF WREG, F ; Clear WREG MOVLW BSR\_S1 ; Load FSR0 with 1st address to save BSR FSR0 MOVWF MOVWF Nobank\_FSR MOVLW 0x20 MOVWF Bank\_FSR : : ; Your code : ; At Interrupt Vector Address : PUSH BSF ALUSTA, FSO ; FSR0 has auto-increment, does not affect status bits ; does not affect status bits BCF ALUSTA, FS1 MOVFP BSR, INDF0 ; No Status bits are affected ; Periperal and Data RAM Bank 0 No Status bits are affected CLRF BSR, F MOVPF ALUSTA, ALU\_Temp ; MOVPF FSR0, Nobank\_FSR ; Save the FSR for BSR values WREG, WREG\_TEMP MOVPF ; ; Restore FSR value for other values MOVFP Bank\_FSR, FSR0 MOVFP ALU\_Temp, INDF0 ; Push ALUSTA value WREG\_TEMP, INDF0 ; Push WREG value MOVFP MOVFP PCLATH, INDF0 ; Push PCLATH value MOVPF FSR0, Bank FSR ; Restore FSR value for other values MOVFP Nobank\_FSR, FSR0 ; ; : ; Interrupt Service Routine (ISR) code ; POP CLRF ALUSTA, F ; FSR0 has auto-decrement, does not affect status bits Bank\_FSR, FSR0 ; Restore FSR value for other values MOVFP DECF FSR0, F ; MOVFP INDF0, PCLATH ; Pop PCLATH value MOVFP INDF0, WREG ; Pop WREG value BSF ALUSTA, FS1 ; FSR0 does not change MOVPF INDF0, ALU\_Temp ; Pop ALUSTA value MOVPF FSR0, Bank\_FSR ; Restore FSR value for other values Nobank\_FSR, F ; DECF MOVFP Nobank\_FSR, FSR0 ; Save the FSR for BSR values MOVFP ALU\_Temp, ALUSTA ; MOVFP INDF0, BSR ; No Status bits are affected ; RETFIE ; Return from interrupt (enable interrupts)

# 7.0 MEMORY ORGANIZATION

There are two memory blocks in the PIC17C75X; program memory and data memory. Each block has its own bus, so that access to each block can occur during the same oscillator cycle.

The data memory can further be broken down into General Purpose RAM and the Special Function Registers (SFRs). The operation of the SFRs that control the "core" are described here. The SFRs used to control the peripheral modules are described in the section discussing each individual peripheral module.

#### 7.1 Program Memory Organization

PIC17C75X devices have a 16-bit program counter capable of addressing a  $64K \times 16$  program memory space. The reset vector is at 0000h and the interrupt vectors are at 0008h, 0010h, 0018h, and 0020h (Figure 7-1).

#### 7.1.1 PROGRAM MEMORY OPERATION

The PIC17C75X can operate in one of four possible program memory configurations. The configuration is selected by configuration bits. The possible modes are:

- Microprocessor
- Microcontroller
- Extended Microcontroller
- Protected Microcontroller


The microcontroller and protected microcontroller modes only allow internal execution. Any access beyond the program memory reads unknown data. The protected microcontroller mode also enables the code protection feature.

The extended microcontroller mode accesses both the internal program memory as well as external program memory. Execution automatically switches between internal and external memory. The 16-bits of address allow a program memory range of 64K-words.

The microprocessor mode only accesses the external program memory. The on-chip program memory is ignored. The 16-bits of address allow a program memory range of 64K-words. Microprocessor mode is the default mode of an unprogrammed device.

The different modes allow different access to the configuration bits, test memory, and boot ROM. Table 7-1 lists which modes can access which areas in memory. Test Memory and Boot Memory are not required for normal operation of the device. Care should be taken to ensure that no unintended branches occur to these areas.

#### FIGURE 7-1: PROGRAM MEMORY MAP AND STACK




# TABLE 7-1: MODE MEMORY ACCESS

Operating Mode	Internal Program Memory	Configuration Bits, Test Memory, Boot ROM		
Microprocessor	No Access	No Access		
Microcontroller	Access	Access		
Extended Microcontroller	Access	No Access		
Protected Microcontroller	Access	Access		

The PIC17C75X can operate in modes where the program memory is off-chip. They are the microprocessor and extended microcontroller modes. The microprocessor mode is the default for an unprogrammed device.

Regardless of the processor mode, data memory is always on-chip.

#### FIGURE 7-2: MEMORY MAP IN DIFFERENT MODES



#### 7.1.2 EXTERNAL MEMORY INTERFACE

When either microprocessor or extended microcontroller mode is selected, PORTC, PORTD and PORTE are configured as the system bus. PORTC and PORTD are the multiplexed address/data bus and PORTE<2:0> is for the control signals. External components are needed to demultiplex the address and data. This can be done as shown in Figure 7-4. The waveforms of address and data are shown in Figure 7-3. For complete timings, please refer to the electrical specification section.

#### FIGURE 7-3: EXTERNAL PROGRAM MEMORY ACCESS WAVEFORMS

VVAVE	
Q1   Q2   Q3   Q4	Q1   Q2   Q3   Q4   Q1
<15:0> Address out Data in	Address out Data out
ALE	
WR	
Read cycle	Write cycle

The system bus requires that there is no bus conflict (minimal leakage), so the output value (address) will be capacitively held at the desired value.

As the speed of the processor increases, external EPROM memory with faster access time must be used. Table 7-2 lists external memory speed requirements for a given PIC17C75X device frequency.

In extended microcontroller mode, when the device is executing out of internal memory, the control signals will continue to be active. That is, they indicate the action that is occurring in the internal memory. The external memory access is ignored.

This following selection is for use with Microchip EPROMs. For interfacing to other manufacturers memory, please refer to the electrical specifications of the desired PIC17C75X device, as well as the desired memory device to ensure compatibility.

TABLE 7-2:	EPROM MEMORY ACCESS
	TIME ORDERING SUFFIX

DIC47C7EV	Instruction	EPROM Suffix				
Oscillator Frequency	Cycle Time (Tcy)	PIC17C752 PIC17C756				
8 MHz	500 ns	-25				
16 MHz	250 ns	-15				
20 MHz	200 ns	-10				
25 MHz	160 ns	-70				
33 MHz	121 ns	(1)				

Note 1: The access times for this requires the use of fast SRAMs.




FIGURE 7-4: TYPICAL EXTERNAL PROGRAM MEMORY CONNECTION DIAGRAM

# 7.2 Data Memory Organization

Data memory is partitioned into two areas. The first is the General Purpose Registers (GPR) area, while the second is the Special Function Registers (SFR) area. The SFRs control and give the status for the operation of the device.

Portions of data memory are banked, this occurs in both areas. The GPR area is banked to allow greater than 232 bytes of general purpose RAM.

Banking requires the use of control bits for bank selection. These control bits are located in the Bank Select Register (BSR). If an access is made to the unbanked region, the BSR bits are ignored. Figure 7-5 shows the data memory map organization.

Instructions MOVPF and MOVFP provide the means to move values from the peripheral area ("P") to any location in the register file ("F"), and vice-versa. The definition of the "P" range is from 0h to 1Fh, while the "F" range is 0h to FFh. The "P" range has six more locations than peripheral registers which can be used as General Purpose Registers. This can be useful in some applications where variables need to be copied to other locations in the general purpose RAM (such as saving status information during an interrupt).

The entire data memory can be accessed either directly or indirectly through file select registers FSR0 and FSR1 (Section 7.4). Indirect addressing uses the appropriate control bits of the BSR for accesses into the banked areas of data memory. The BSR is explained in greater detail in Section 7.8.

#### 7.2.1 GENERAL PURPOSE REGISTER (GPR)

All devices have some amount of GPR area. The GPRs are 8-bits wide. When the GPR area is greater than 232, it must be banked to allow access to the additional memory space.

All the PIC17C75X devices have banked memory in the GPR area. To facilitate switching between these banks, the MOVLR bank instruction has been added to the instruction set. GPRs are not initialized by a Power-on Reset and are unchanged on all other resets.

#### 7.2.2 SPECIAL FUNCTION REGISTERS (SFR)

The SFRs are used by the CPU and peripheral functions to control the operation of the device (Figure 7-5). These registers are static RAM.

The SFRs can be classified into two sets, those associated with the "core" function and those related to the peripheral functions. Those registers related to the "core" are described here, while those related to a peripheral feature are described in the section for each peripheral feature.

The peripheral registers are in the banked portion of memory, while the core registers are in the unbanked region. To facilitate switching between the peripheral banks, the MOVLB bank instruction has been provided.

FIGURE 7-5: PIC17C75X REGISTER FILE MAP

Addr	Unbanked							
00h	INDF0							
01h	FSR0							
02h	PCL							
03h	PCLATH							
04h	ALUSTA							
05h	TOSTA							
06h	CPUSTA							
07h	INTSTA							
08h	INDF1							
09h	FSR1							
0Ah	WREG							
0Bh	TMR0L							
0Ch	TMR0H							
0Dh	TBLPTRL							
0Eh	TBLPTRH							
0Fh	BSR							
	Bank 0	Bank 1 <sup>(1)</sup>	Bank 2 <sup>(1)</sup>	Bank 3 <sup>(1)</sup>	Bank 4 <sup>(1)</sup>	Bank 5 <sup>(1)</sup>	Bank 6 <sup>(1)</sup>	Bank 7 <sup>(1)</sup>
10h	PORTA	DDRC	TMR1	PW1DCL	PIR2	DDRF	SSPADD	PW3DCL
11h	DDRB	PORTC	TMR2	PW2DCL	PIE2	PORTF	SSPCON1	PW3DCH
12h	PORTB	DDRD	TMR3L	PW1DCH	_	DDRG	SSPCON2	CA3L
13h	RCSTA1	PORTD	TMR3H	PW2DCH	RCSTA2	PORTG	SSPSTAT	CA3H
14h	RCREG1	DDRE	PR1	CA2L	RCREG2	ADCON0	SSPBUF	CA4L
15h	TXSTA1	PORTE	PR2	CA2H	TXSTA2	ADCON1	—	CA4H
16h	TXREG1	PIR1	PR3L/CA1L	TCON1	TXREG2	ADRESL	_	TCON3
17h	SPBRG1	PIE1	PR3H/CA1H	TCON2	SPBRG2	ADRESH	_	_
	Unbanked							
18h	PRODL							
19h	PRODH							
1Ah	General							
	Purpose							
1Fh	RAM		1		I			
	Bank 0 <sup>(2)</sup>	Bank 1 <sup>(2)</sup>	Bank 2 <sup>(2, 3)</sup>	Bank 3 <sup>(2, 3)</sup>				
20h								
	General	General	General	General				
	Purpose	Purpose	Purpose	Purpose				
	RAM	RAM	RAM	RAM				
FFh								

Note 1: SFR file locations 10h - 17h are banked. The lower nibble of the BSR specifies the bank. All unbanked SFRs ignore the Bank Select Register (BSR) bits.

2: General Purpose Registers (GPR) locations 20h - FFh, 120h - 1FFh, 220h - 2FFh, and 320h - 3FFh are banked. The upper nibble of the BSR specifies this bank. All other GPRs ignore the Bank Select Register (BSR) bits.

3: These RAM banks are not implemented on the PIC17C752. Reading any register in this bank reads '0's

#### **TABLE 7-3**: SPECIAL FUNCTION REGISTERS

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (3)
Unbanke	ed										
00h	INDF0	Uses cont	tents of FS	R0 to addres	ss data mem	ory (not a p	hysical regis	ter)			
01h	FSR0	Indirect da	ata memor	y address po	ointer 0					XXXX XXXX	սսսս սսսս
02h	PCL	Low order	8-bits of F	°C						0000 0000	0000 0000
03h <sup>(1)</sup>	PCLATH	Holding re	egister for u	upper 8-bits o	of PC					0000 0000	սսսս սսսւ
04h	ALUSTA	FS3	FS2	FS1	FS0	OV	Z	DC	С	1111 xxxx	1111 uuu
05h	TOSTA	INTEDG	TOSE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	—	0000 000-	0000 000-
06h <sup>(2)</sup>	CPUSTA	_	_	STKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qqui
07h	INTSTA	PEIF	TOCKIF	TOIF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
08h	INDF1	Uses con	tents of FS	R1 to addres	s data mem	ory (not a p	hysical regis	ter)			
09h	FSR1	Indirect da	ata memor	y address po	ointer 1					xxxx xxxx	սսսս սսսս
0Ah	WREG	Working r	egister							xxxx xxxx	սսսս սսսւ
0Bh	TMR0L	TMR0 reg	ister; low b	oyte						xxxx xxxx	սսսս սսսս
0Ch	TMR0H	TMR0 reg	ister; high	byte						xxxx xxxx	սսսս սսսս
0Dh	TBLPTRL	Low byte	of program	memory tab	le pointer					0000 0000	0000 0000
0Eh	TBLPTRH	High byte	of program	n memory tal	ble pointer					0000 0000	0000 0000
0Fh	BSR	Bank sele	ct register							0000 0000	0000 0000
Bank 0											
10h	PORTA	RBPU	_	RA5/TX1/ CK1	RA4/RX1/ DT1	RA3/SDI/ SDA	RA2/ <del>SS</del> / SCL	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
11h	DDRB	Data direc	ction regist	er for PORT	3	1	1	I	1	1111 1111	1111 1111
12h	PORTB	RB7/ SDO	RB6/ SCK	RB5/ TCLK3	RB4/ TCLK12	RB3/ PWM2	RB2/ PWM1	RB1/ CAP2	RB0/ CAP1	xxxx xxxx	uuuu uuui
13h	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00i
14h	RCREG1	Serial por	t receive re	egister						XXXX XXXX	uuuu uuuu
15h	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	000011
16h	TXREG1	Serial Por	t Transmit	Register (for	USART1)					XXXX XXXX	սսսս սսսս
17h	SPBRG1	Baud Rate	e Generato	or Register (f	or USART1)					xxxx xxxx	սսսս սսսւ
Bank 1											
10h	DDRC	Data direc	ction regist	er for PORT	C					1111 1111	1111 1111
11h	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	xxxx xxxx	uuuu uuui
12h	DDRD	Data direc	ction regist	er for PORTI	D					1111 1111	1111 1111
13h	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	xxxx xxxx	uuuu uuui
14h	DDRE	Data direc	ction regist	er for PORTE						1111	1111
15h	PORTE	-	—	—	—	RE3/ CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuui
16h	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	x000 0010	u000 0010
17h	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000

d: x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'.
1: The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter.
2: The TO and PD status bits in CPUSTA are not affected by a MCLR reset.
3: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset. Legend: Note 1:

TABLE 7-3:	SPECIAL FUNCTION REGISTERS	(Cont.'d)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (3)
Bank 2	11						L		1	1	
10h	TMR1	Timer1's r	register							xxxx xxxx	uuuu uuuu
11h	TMR2	Timer2's r	register							xxxx xxxx	uuuu uuuu
12h	TMR3L	Timer3's r	register; lov	v byte						xxxx xxxx	uuuu uuuu
13h	TMR3H	Timer3's r	register; hig	h byte						xxxx xxxx	uuuu uuuu
14h	PR1	Timer1's p	period regis	ster						xxxx xxxx	uuuu uuuu
15h	PR2	Timer2's p	period regis	ter						xxxx xxxx	uuuu uuuu
16h	PR3L/CA1L	Timer3's p	period regis	ter - low byte	e/capture1 re	egister; low	byte			xxxx xxxx	uuuu uuuu
17h	PR3H/CA1H	Timer3's p	period regis	ter - high by	te/capture1	egister; hig	h byte			xxxx xxxx	uuuu uuuu
Bank 3											
10h	PW1DCL	DC1	DC0	—	—	—	—	_	—	xx	uu
11h	PW2DCL	DC1	DC0	TM2PW2	_	—	—	_	—	xx0	uu0
12h	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
14h	CA2L	Capture2	low byte							XXXX XXXX	uuuu uuuu
15h	CA2H	Capture2	high byte							XXXX XXXX	uuuu uuuu
16h	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
Bank 4:											
10h	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h	PIE2	SSPIE	BCLIE	ADIE		CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
12h	Unimplemented	_	_	_	_	_	_	_	_		
13h	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h	RCREG2	Serial Por	t Receive F	Register for L	JSART2					xxxx xxxx	uuuu uuuu
15h	TXSTA2	CSRC	ТХ9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
16h	TXREG2	Serial Por	t Transmit I	Register for I	JSART2				1	xxxx xxxx	uuuu uuuu
17h	SPBRG2	Baud Rate	e Generato	r for USART	2					xxxx xxxx	uuuu uuuu
Bank 5:	•										
10h	DDRF	Data Dire	ction Regis	ter for PORT	F					1111 1111	1111 1111
11h	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000
12h	DDRG	Data Dire	ction Regis	ter for PORT	G					1111 1111	1111 1111
13h	PORTG	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0	RG2/ AN1	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000
14h	ADCON0	CHS3	CHS2	CHS1	CHS0	—	GO/DONE	_	ADON	0000 -0-0	0000 -0-0
15h	ADCON1	ADCS1	ADCS0	ADFM	_	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000
16h	ADRESL	A/D Resu	lt Register	low byte						xxxx xxxx	uuuu uuuu
17h	ADRESH	A/D Resu	It Register	hiah byte						xxxx xxxx	uuuu uuuu
Leaend:			•	• •	1 101					unimplemente	

x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated Legend: Note 1: from or transferred to the upper byte of the program counter. The TO and PD status bits in CPUSTA are not affected by a MCLR reset. Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

2: 3:

#### SPECIAL FUNCTION REGISTERS (Cont.'d) **TABLE 7-3**:

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (3)		
Bank 6:	ank 6:												
10h	SSPADD	SSP Add	ess registe	r in I <sup>2</sup> C slave	e mode. SSF	baud rate r	eload regist	er in I <sup>2</sup> C mast	er mode.	0000 0000	0000 0000		
11h	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000		
12h	SSPCON2	GCEN	AKSTAT	AKDT	AKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000		
13h	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000		
14h	SSPBUF	Synchron	ous Serial F	Port Receive	Buffer/Trans	smit Registe	r			xxxx xxxx	uuuu uuuu		
15h	Unimplemented	—	—	_	—	_	—	_	—				
16h	Unimplemented	—	—	_	_	—	—	_	—				
17h	Unimplemented		_	_		_	_		_				
Bank 7:									·				
10h	PW3DCL	DC1	DC0	TM2PW3	-	-	-	-	-	xx0	uu0		
11h	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu		
12h	CA3L	Capture3	low byte							xxxx xxxx	uuuu uuuu		
13h	САЗН	Capture3	high byte							xxxx xxxx	uuuu uuuu		
14h	CA4L	Capture4	low byte							xxxx xxxx	uuuu uuuu		
15h	CA4H	Capture4	high byte							xxxx xxxx	uuuu uuuu		
16h	TCON3	—	CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000		
17h	Unimplemented		—	—	—	—	—	_	—				
Unbanke	ed												
18h <sup>(5)</sup>	PRODL	RODL Low Byte of 16-bit Product (8 x 8 Hardware Multiply)											
19h <sup>(5)</sup>	PRODH	High Byte	of 16-bit P	roduct (8 x 8	B Hardware N	/lultiply)				XXXX XXXX	uuuu uuuu		

x = unknown, u = unchanged, - = unimplemented read as '0', q - value depends on condition. Shaded cells are unimplemented, read as '0'. The upper byte of the program counter is not directly accessible. PCLATH is a holding register for PC<15:8> whose contents are updated from or transferred to the upper byte of the program counter. The TO and PD status bits in CPUSTA are not affected by a MCLR reset. Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset. Legend: Note 1:

2: 3:

#### 7.2.2.1 ALU STATUS REGISTER (ALUSTA)

The ALUSTA register contains the status bits of the Arithmetic and Logic Unit and the mode control bits for the indirect addressing register.

As with all the other registers, the ALUSTA register can be the destination for any instruction. If the ALUSTA register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Therefore, the result of an instruction with the ALUSTA register as destination may be different than intended.

For example, CLRF ALUSTA will clear the upper four bits and set the Z bit. This leaves the ALUSTA register as 0000uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions be used to alter the ALUSTA register because these instructions do not

affect any status bit. To see how other instructions affect the status bits, see the "Instruction Set Summary."

- Note 3: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.
- **Note 4:** The overflow bit will be set if the 2's complement result exceeds +127 or is less than -128.

The Arithmetic and Logic Unit (ALU) is capable of carrying out arithmetic or logical operations on two operands or a single operand. All single operand instructions operate either on the WREG register or the given file register. For two operand instructions, one of the operands is the WREG register and the other one is either a file register or an 8-bit immediate constant.

### FIGURE 7-6: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

_R/W - 1	R/W - 1 R/W - 1 R/W - 1 R/W - x R/W - x R/W - x R/W - x										
FS3 bit7	FS2     FS1     FS0     OV     Z     DC     C       bit0     bit0     R = Readable bit W = Writable bit -n = Value at POR reset (x = unknown)										
bit 7-6:	FS3:FS2: FSR1 Mode Select bits 00 = Post auto-decrement FSR1 value 01 = Post auto-increment FSR1 value 1x = FSR1 value does not change										
bit 5-4:	FS1:FS0: FSR0 Mode Select bits 00 = Post auto-decrement FSR0 value 01 = Post auto-increment FSR0 value 1x = FSR0 value does not change										
bit 3:	-										
bit 2:	<ul> <li>Z: Zero bit</li> <li>1 = The result of an arithmetic or logic operation is zero</li> <li>0 = The results of an arithmetic or logic operation is not zero</li> </ul>										
bit 1:	<ul> <li>DC: Digit carry/borrow bit</li> <li>For ADDWF and ADDLW instructions.</li> <li>1 = A carry-out from the 4th low order bit of the result occurred</li> <li>0 = No carry-out from the 4th low order bit of the result</li> <li>Note: For borrow the polarity is reversed.</li> </ul>										
bit 0:	<b>C</b> : carry/borrow bit For ADDWF and ADDLW instructions. 1 = A carry-out from the most significant bit of the result occurred Note that a subtraction is executed by adding the two's complement of the second operand. For rotate (RRCF, RLCF) instructions, this bit is loaded with either the high or low order bit of the source register. 0 = No carry-out from the most significant bit of the result Note: For borrow the polarity is reversed.										

#### 7.2.2.2 CPU STATUS REGISTER (CPUSTA)

The CPUSTA register contains the status and control bits for the CPU. This register has a bit that is used to globally enable/disable interrupts. If only a specific interrupt is desired to be enabled/disabled, please refer to the INTerrupt STAtus (INTSTA) register and the Peripheral Interrupt Enable (PIE) registers. The CPUSTA register also indicates if the stack is available and contains the Power-down (PD) and Time-out (TO) bits. The TO, PD, and STKAV bits are not writable. These bits are set and cleared according to device logic. Therefore, the result of an instruction with the CPUSTA register as destination may be different than intended.

The  $\overrightarrow{POR}$  bit allows the differentiation between a Power-on Reset, external  $\overrightarrow{MCLR}$  reset, or a WDT Reset. The  $\overrightarrow{BOR}$  bit indicates if a Brown-out Reset occured.

**Note 1:** The BOR status bit is a don't care and is not necessarily predictable if the brown-out circuit is disabled (when the BODEN bit in the Configuration word is programmed).

### FIGURE 7-7: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

U - 0	U-0 R-1 R/W-1 R-1 R-1 R/W-0 R/W-0
_	—         STKAV         GLINTD         TO         PD         POR         BOR         R = Readable bit
bit7	bit0 W = Writable bit U = Unimplemented bit, Read as '0' - n = Value at POR reset
bit 7-6:	Unimplemented: Read as '0'
bit 5:	<ul> <li>STKAV: Stack Available bit</li> <li>This bit indicates that the 4-bit stack pointer value is Fh, or has rolled over from Fh → 0h (stack overflow).</li> <li>1 = Stack is available</li> <li>0 = Stack is full, or a stack overflow may have occurred (Once this bit has been cleared by a stack overflow, only a device reset will set this bit)</li> </ul>
bit 4:	<ul> <li>GLINTD: Global Interrupt Disable bit</li> <li>This bit disables all interrupts. When enabling interrupts, only the sources with their enable bits set can cause an interrupt.</li> <li>1 = Disable all interrupts</li> <li>0 = Enables all un-masked interrupts</li> </ul>
bit 3:	TO: WDT Time-out Status bit 1 = After power-up or by a CLRWDT instruction 0 = A Watchdog Timer time-out occurred
bit 2:	<b>PD</b> : Power-down Status bit1 = After power-up or by the CLRWDT instruction0 = By execution of the SLEEP instruction
bit 1:	<b>POR</b> : Power-on Reset Status bit 1 = No Power-on Reset occurred 0 = A Power-on Reset occurred (must be set by software after a Power-on Reset occurs)
bit 0:	<b>BOR</b> : Brown-out Reset Status bit 1 = No Brown-out Reset occurred 0 = A Brown-out Reset occurred (must be set by software after a Brown-out Reset occurs)

#### 7.2.2.3 TMR0 STATUS/CONTROL REGISTER (T0STA)

This register contains various control bits. Bit7 (INTEDG) is used to control the edge upon which a signal on the RA0/INT pin will set the RA0/INT interrupt flag. The other bits configure the Timer0 prescaler and clock source.

# FIGURE 7-8: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0				
INTEDO		TOCS	T0PS3	T0PS2	T0PS1	TOPSO	_	R = Readable bit			
bit7	-						bit0	W = Writable bit U = Unimplemented, reads as '0' -n = Value at POR reset			
bit 7:	<b>INTEDG</b> : R This bit sele $1 = \text{Rising } \epsilon$ $0 = \text{Falling } \epsilon$	ects the ec edge of RA	lge upon w .0/INT pin g	hich the in generates i	terrupt is d nterrupt	etected.					
bit 6:											
bit 5:	<b>TOCS</b> : Time This bit sele 1 = Internal 0 = Externa	ects the clo instructior	ock source n clock cycl	for Timer0 e (Tcy)							
bit 4-1:	T0PS3:T0F These bits										
	T0PS3:T0	PS0 P	rescale Val	ue							
	0000 0001 0010 0100 0101 0100 0111 1xxx		1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256								
bit 0:	Unimplem	ented: Rea	ad as '0'								

# 7.3 Stack Operation

PIC17C75X devices have a 16 x 16-bit hardware stack (Figure 7-1). The stack is not part of either the program or data memory space, and the stack pointer is neither readable nor writable. The PC (Program Counter) is "PUSHed" onto the stack when a CALL or LCALL instruction is executed or an interrupt is acknowledged. The stack is "POPed" in the event of a RETURN, RETLW, or a RETFIE instruction execution. PCLATH is not affected by a "PUSH" or a "POP" operation.

The stack operates as a circular buffer, with the stack pointer initialized to '0' after all resets. There is a stack available bit (STKAV) to allow software to ensure that the stack has not overflowed. The STKAV bit is set after a device reset. When the stack pointer equals Fh, STKAV is cleared. When the stack pointer rolls over from Fh to 0h, the STKAV bit will be held clear until a device reset.

- **Note 1:** There is not a status bit for stack underflow. The STKAV bit can be used to detect the underflow which results in the stack pointer being at the top of stack.
- Note 2: There are no instruction mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt vector.
- Note 3: After a reset, if a "POP" operation occurs before a "PUSH" operation, the STKAV bit will be cleared. This will appear as if the stack is full (underflow has occurred). If a "PUSH" operation occurs next (before another "POP"), the STKAV bit will be locked clear. Only a device reset will cause this bit to set.


After the device is "PUSHed" sixteen times (without a "POP"), the seventeenth push overwrites the value from the first push. The eighteenth push overwrites the second push (and so on).

# 7.4 Indirect Addressing

Indirect addressing is a mode of addressing data memory where the data memory address in the instruction is not fixed. That is, the register that is to be read or written can be modified by the program. This can be useful for data tables in the data memory. Figure 7-9 shows the operation of indirect addressing. This shows the moving of the value to the data memory address specified by the value of the FSR register.

Example 7-1 shows the use of indirect addressing to clear RAM in a minimum number of instructions. A similar concept could be used to move a defined number of bytes (block) of data to the USART transmit register (TXREG). The starting address of the block of data to be transmitted could easily be modified by the program.

### FIGURE 7-9: INDIRECT ADDRESSING



#### 7.4.1 INDIRECT ADDRESSING REGISTERS

The PIC17C75X has four registers for indirect addressing. These registers are:

- INDF0 and FSR0
- INDF1 and FSR1

Registers INDF0 and INDF1 are not physically implemented. Reading or writing to these registers activates indirect addressing, with the value in the corresponding FSR register being the address of the data. The FSR is an 8-bit register and allows addressing anywhere in the 256-byte data memory address range. For banked memory, the bank of memory accessed is specified by the value in the BSR.

If file INDF0 (or INDF1) itself is read indirectly via an FSR, all '0's are read (Zero bit is set). Similarly, if INDF0 (or INDF1) is written to indirectly, the operation will be equivalent to a NOP, and the status bits are not affected.

#### 7.4.2 INDIRECT ADDRESSING OPERATION

The indirect addressing capability has been enhanced over that of the PIC16CXX family. There are two control bits associated with each FSR register. These two bits configure the FSR register to:

- Auto-decrement the value (address) in the FSR after an indirect access
- Auto-increment the value (address) in the FSR after an indirect access
- No change to the value (address) in the FSR after an indirect access

These control bits are located in the ALUSTA register. The FSR1 register is controlled by the FS3:FS2 bits and FSR0 is controlled by the FS1:FS0 bits.

When using the auto-increment or auto-decrement features, the effect on the FSR is not reflected in the ALUSTA register. For example, if the indirect address causes the FSR to equal '0', the Z bit will not be set.

If the FSR register contains a value of 0h, an indirect read will read 0h (Zero bit is set) while an indirect write will be equivalent to a NOP (status bits are not affected).

Indirect addressing allows single cycle data transfers within the entire data space. This is possible with the use of the MOVPF and MOVFP instructions, where either 'p' or 'f' is specified as INDF0 (or INDF1).

If the source or destination of the indirect address is in banked memory, the location accessed will be determined by the value in the BSR. A simple program to clear RAM from 20h - FFh is shown in Example 7-1.

#### EXAMPLE 7-1: INDIRECT ADDRESSING

	MOVLW	0x20	;	
	MOVWF	FSR0	;	FSR0 = 20h
	BCF	ALUSTA, FS	S1 ;	Increment FSR
	BSF	ALUSTA, FS	SO ;	after access
	BCF	ALUSTA, C	;	C = 0
	MOVLW	END_RAM +	1;	
LP	CLRF	INDF0	;	Addr(FSR) = 0
	CPFSEQ	FSR0	;	FSR0 = END_RAM+1?
	GOTO	LP	;	NO, clear next
	:		;	YES, All RAM is
	:		;	cleared

#### 7.5 <u>Table Pointer (TBLPTRL and</u> TBLPTRH)

File registers TBLPTRL and TBLPTRH form a 16-bit pointer to address the 64K program memory space. The table pointer is used by instructions TABLWT and TABLRD.

The TABLRD and the TABLWT instructions allow transfer of data between program and data space. The table pointer serves as the 16-bit address of the data word within the program memory. For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

### 7.6 <u>Table Latch (TBLATH, TBLATL)</u>

The table latch (TBLAT) is a 16-bit register, with TBLATH and TBLATL referring to the high and low bytes of the register. It is not mapped into data or program memory. The table latch is used as a temporary holding latch during data transfer between program and data memory (see TABLRD, TABLWT, TLRD and TLWT instruction descriptions). For a more complete description of these registers and the operation of Table Reads and Table Writes, see Section 8.0.

# 7.7 Program Counter Module

The Program Counter (PC) is a 16-bit register. PCL, the low byte of the PC, is mapped in the data memory. PCL is readable and writable just as is any other register. PCH is the high byte of the PC and is not directly addressable. Since PCH is not mapped in data or program memory, an 8-bit register PCLATH (PC high latch) is used as a holding latch for the high byte of the PC. PCLATH is mapped into data memory. The user can read or write PCH through PCLATH.


The 16-bit wide PC is incremented after each instruction fetch during Q1 unless:

- Modified by a GOTO, CALL, LCALL, RETURN, RETLW, or RETFIE instruction
- Modified by an interrupt response
- Due to destination write to PCL by an instruction


"Skips" are equivalent to a forced NOP cycle at the skipped address.

Figure 7-10 and Figure 7-11 show the operation of the program counter for various situations.

#### FIGURE 7-10: PROGRAM COUNTER OPERATION



#### FIGURE 7-11: PROGRAM COUNTER USING THE CALL AND GOTO INSTRUCTIONS



Using Figure 7-10, the operations of the PC and PCLATH for different instructions are as follows:

- a) <u>LCALL instructions</u>: An 8-bit destination address is provided in the instruction (opcode). PCLATH is unchanged. PCLATH  $\rightarrow$  PCH Opcode<7:0>  $\rightarrow$  PCL
- b) Read instructions on PCL: Any instruction that reads PCL. PCL  $\rightarrow$  data bus  $\rightarrow$  ALU or destination PCH  $\rightarrow$  PCLATH
- c) <u>Write instructions on PCL</u>: Any instruction that writes to PCL. 8-bit data  $\rightarrow$  data bus  $\rightarrow$  PCL PCLATH  $\rightarrow$  PCH
- d) <u>Read-Modify-Write instructions on PCL:</u> Any instruction that does a read-write-modify operation on PCL, such as ADDWF PCL. Read: PCL → data bus → ALU Write: 8-bit result → data bus → PCL
  - PCLATH  $\rightarrow$  PCL PCLATH  $\rightarrow$  PCH
- e) <u>RETURN instruction:</u> Stack<MRU>  $\rightarrow$  PC<15:0>

Using Figure 7-11, the operation of the PC and PCLATH for GOTO and CALL instructions is as follows:

<u>CALL, GOTO instructions</u>: A 13-bit destination address is provided in the instruction (opcode). Opcode<12:0>  $\rightarrow$  PC<12:0> PC<15:13>  $\rightarrow$  PCLATH<7:5>

Opcode<12:8>  $\rightarrow$  PCLATH<4:0>

The read-modify-write only affects the PCL with the result. PCH is loaded with the value in the PCLATH. For example, ADDWF PCL will result in a jump within the current page. If PC = 03F0h, WREG = 30h and PCLATH = 03h before instruction, PC = 0320h after the instruction. To accomplish a true 16-bit computed jump, the user needs to compute the 16-bit destination address, write the high byte to PCLATH and then write the low value to PCL.

The following PC related operations do not change PCLATH:

- a) LCALL, RETLW, and RETFIE instructions.
- b) Interrupt vector is forced onto the PC.
- c) Read-modify-write instructions on PCL (e.g.  $_{\rm BSF\ PCL}).$

### 7.8 Bank Select Register (BSR)


The BSR is used to switch between banks in the data memory area (Figure 7-12). In the PIC17C752, and PIC17C756 devices, the entire byte is implemented. The lower nibble is used to select the peripheral register bank. The upper nibble is used to select the general purpose memory bank.

All the Special Function Registers (SFRs) are mapped into the data memory space. In order to accommodate the large number of registers, a banking scheme has been used. A segment of the SFRs, from address 10h to address 17h, is banked. The lower nibble of the bank select register (BSR) selects the currently active "peripheral bank." Effort has been made to group the peripheral registers of related functionality in one bank. However, it will still be necessary to switch from bank to bank in order to address all peripherals related to a single task. To assist this, a MOVLB bank instruction has been included in the instruction set. The need for a large general purpose memory space dictated a general purpose RAM banking scheme. The upper nibble of the BSR selects the currently active general purpose RAM bank. To assist this, a MOVLR bank instruction has been provided in the instruction set.

If the currently selected bank is not implemented (such as Bank 13), any read will read all '0's. Any write is completed to the bit bucket and the ALU status bits will be set/cleared as appropriate.

Note: Registers in Bank 15 in the Special Function Register area, are reserved for Microchip use. Reading of registers in this bank may cause random values to be read.

FIGURE 7-12: BSR OPERATION



# **PIC17C75X**

NOTES:

# 8.0 TABLE READS AND TABLE WRITES


The PIC17C75X has four instructions that allow the processor to move data from the data memory space to the program memory space, and vice versa. Since the program memory space is 16-bits wide and the data memory space is 8-bits wide, two operations are required to move 16-bit values to/from the data memory.

The TLWT t, f and TABLWT t, i, f instructions are used to write data from the data memory space to the program memory space. The TLRD t, f and TABLRD t, i, f instructions are used to write data from the program memory space to the data memory space.


The program memory can be internal or external. For the program memory access to be external, the device needs to be operating in extended microcontroller or microprocessor mode.


Figure 8-1 through Figure 8-4 show the operation of these four instructions.






# FIGURE 8-2: TABLWT INSTRUCTION OPERATION







#### 8.1 <u>Table Writes to Internal Memory</u>

A table write operation to internal memory causes a long write operation. The long write is necessary for programming the internal EPROM. Instruction execution is halted while in a long write cycle. The long write will be terminated by any enabled interrupt. To ensure that the EPROM location has been well programmed, a minimum programming time is required (see specification #D114). Having only one interrupt enabled to terminate the long write ensures that no unintentional interrupts will prematurely terminate the long write.

The sequence of events for programming an internal program memory location should be:

- 1. Disable all interrupt sources, except the source to terminate EPROM program write.
- 2. Raise MCLR/VPP pin to the programming voltage.
- 3. Clear the WDT.
- 4. Do the table write. The interrupt will terminate the long write.
- 5. Verify the memory location (table read).
  - Note 1: Programming requirements must be met. See timing specification in electrical specifications for the desired device. Violating these specifications (including temperature) may result in EPROM locations that are not fully programmed and may lose their state over time.
  - **Note 2:** If the VPP requirement is not met, the table write is a 2 cycle write and the program memory is unchanged.

#### 8.1.1 TERMINATING LONG WRITES

An interrupt source or reset are the only events that terminate a long write operation. Terminating the long write from an interrupt source requires that the interrupt enable and flag bits are set. The GLINTD bit only enables the vectoring to the interrupt address.

If the TOCKI, RA0/INT, or TMR0 interrupt source is used to terminate the long write; the interrupt flag, of the highest priority enabled interrupt, will terminate the long write and automatically be cleared.

- Note 1: If an interrupt is pending, the TABLWT is aborted (an NOP is executed). The highest priority pending interrupt, from the TOCKI, RA0/INT, or TMR0 sources that is enabled, has its flag cleared.
- **Note 2:** If the interrupt is not being used for the program write timing, the interrupt should be disabled. This will ensure that the interrupt is not lost, nor will it terminate the long write prematurely.

If a peripheral interrupt source is used to terminate the long write, the interrupt enable and flag bits must be set. The interrupt flag will not be automatically cleared upon the vectoring to the interrupt vector address.

The GLINTD bit determines whether the program will branch to the interrupt vector when the long write is terminated. If GLINTD is clear, the program will vector, if GLINTD is set, the program will not vector to the interrupt address.

Interrupt Source	GLINTD	Enable Bit	Flag Bit	Action
RA0/INT, TMR0, T0CKI	0	1	1	Terminate long table write (to internal program memory), branch to interrupt vector (branch clears flag bit).
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag is automatically cleared).
Peripheral	0	1	1	Terminate table write, branch to interrupt vector.
	0	1	0	None
	1	0	x	None
	1	1	1	Terminate table write, do not branch to interrupt vector (flag remains set).

 TABLE 8-1:
 INTERRUPT - TABLE WRITE INTERACTION

### 8.2 <u>Table Writes to External Memory</u>

Table writes to external memory are always two-cycle instructions. The second cycle writes the data to the external memory location. The sequence of events for an external memory write are the same for an internal write.

Note:	If an interrupt is pending or occurs during			
	the TABLWT, the two cycle table write			
	completes. The RA0/INT, TMR0, or			
	TOCKI interrupt flag is automatically			
	cleared or the pending peripheral inter-			
	rupt is acknowledged.			


8.2.2 TABLE WRITE CODE


The "i" operand of the TABLWT instruction can specify that the value in the 16-bit TBLPTR register is automatically incremented (for the next write). In Example 8-1, the TBLPTR register is not automatically incremented.

#### EXAMPLE 8-1: TABLE WRITE

CLRWDT		;	Clear WDT
MOVLW	HIGH (TBL_ADDR)	;	Load the Table
MOVWF	TBLPTRH	;	address
MOVLW	LOW (TBL_ADDR)	;	
MOVWF	TBLPTRL	;	
MOVLW	HIGH (DATA)	;	Load HI byte
TLWT	1, WREG	;	in TABLATH
MOVLW	LOW (DATA)	;	Load LO byte
TABLWT	0,0,WREG	;	in TABLATH
		;	and write to
		;	program memory
		;	(Ext. SRAM)

#### FIGURE 8-5: TABLWT WRITE TIMING (EXTERNAL MEMORY)






### 8.3 <u>Table Reads</u>

The table read allows the program memory to be read. This allows constants to be stored in the program memory space, and retrieved into data memory when needed. Example 8-2 reads the 16-bit value at program memory address TBLPTR. After the dummy byte has been read from the TABLATH, the TABLATH is loaded with the 16-bit data from program memory address TBLPTR + 1. The first read loads the data into the latch, and can be considered a dummy read (unknown data loaded into 'f'). INDF0 should be configured for either auto-increment or auto-decrement.


#### EXAMPLE 8-2: TABLE READ

MOVLW	HIGH (TBL_ADDR) ; Load the Table
MOVWF	TBLPTRH ; address
MOVLW	LOW (TBL_ADDR) ;
MOVWF	TBLPTRL ;
TABLRD	0,0,DUMMY ; Dummy read,
	; Updates TABLATH
TLRD	1, INDF0 ; Read HI byte
	; of TABLATH
TABLRD	0,1,INDF0 ; Read LO byte
	; of TABLATH and
	; Update TABLATH



#### FIGURE 8-7: TABLRD TIMING

FIGURE 8-8: TABLED TIMING (CONSECUTIVE TABLED INSTRUCTIONS)



# 9.0 HARDWARE MULTIPLIER

All PIC17C75X devices have an 8 x 8 hardware multiplier included in the ALU of the device. By making the multiply a hardware operation, it completes in a single instruction cycle. This is an unsigned multiply that gives a 16-bit result. The result is stored into the 16-bit PRODuct register (PRODH:PRODL). The multiplier does not affect any flags in the ALUSTA register.

Making the 8 x 8 multiplier execute in a single cycle gives the following advantages:

- Higher computational throughput
- Reduces code size requirements for multiply algorithms

The performance increase allows the device to be used in applications previously reserved for Digital Signal Processors.

Table 9-1 shows a performance comparison between PIC17CXXX devices using the single cycle hardware multiply, and performing the same function without the hardware multiply.

Example 9-1 shows the sequence to do an 8 x 8 unsigned multiply. Only one instruction is required when one argument of the multiply is already loaded in the WREG register.

Example 9-2 shows the sequence to do an  $8 \times 8$  signed multiply. To account for the sign bits of the arguments, each argument's most significant bit (MSb) is tested and the appropriate subtractions are done.

#### EXAMPLE 9-1: 8 x 8 UNSIGNED MULTIPLY ROUTINE

MOVFP	ARG1, WREG	;
MULWF	ARG2	; ARG1 * ARG2 ->
		; PRODH:PRODL

### EXAMPLE 9-2: 8 x 8 SIGNED MULTIPLY ROUTINE

MOVFP A	RG1, WREG	
MULWF A	RG2 ;	ARG1 * ARG2 ->
	;	PRODH:PRODL
BTFSC A	RG2, SB ;	Test Sign Bit
SUBWF P	RODH, F ;	PRODH = PRODH
	;	- ARG1
MOVFP A	RG2, WREG	
BTFSC A	RG1, SB ;	Test Sign Bit
SUBWF P	RODH, F ;	PRODH = PRODH
	;	- ARG2

Routine	Multiply Mathead	Program Memory	Cycles (Max)	Time
Routine	Multiply Method	(Words)	Cycles (Max)	@ 33 MHz
8 x 8 unsigned	Without hardware multiply	13	69	8.364 μs
	Hardware multiply	1	1	0.121 μs
8 x 8 signed	Without hardware multiply	_	—	
	Hardware multiply	6	6	0.727 μs
16 x 16 unsigned	Without hardware multiply	21	242	29.333 μs
	Hardware multiply	24	24	2.91 μs
16 x 16 signed	Without hardware multiply	52	254	30.788 μs
	Hardware multiply	36	36	4.36 μs

# TABLE 9-1: PERFORMANCE COMPARISON

# **PIC17C75X**

=

=

Example 9-3 shows the sequence to do a 16 x 16 unsigned multiply. Equation 9-1 shows the algorithm that is used. The 32-bit result is stored in 4 registers RES3:RES0.

#### EQUATION 9-1: 16 x 16 UNSIGNED MULTIPLICATION ALGORITHM

RES3:RES0

 $ARG1H:ARG1L \bullet ARG2H:ARG2L$ 

+

 $(ARG1H \bullet ARG2H \bullet 2^{16}) + (ARG1H \bullet ARG2L \bullet 2^8) +$ 

 $(\text{ARG1L} \bullet \text{ARG2H} \bullet 2^8)$ 

 $(\text{ARG1L} \bullet \text{ARG2L})$ 

#### EXAMPLE 9-3: 16 x 16 UNSIGNED MULTIPLY ROUTINE

	MOVFP	ARG1L, WREG		
	MULWF	ARG2L	;	ARG1L * ARG2L ->
			;	PRODH: PRODL
	MOVPF	PRODH, RES1	;	
	MOVPF	PRODL, RESO	;	
;				
	MOVFP	ARG1H, WREG		
	MULWF	ARG2H	;	ARG1H * ARG2H ->
			;	PRODH:PRODL
	MOVPF	PRODH, RES3	;	
	MOVPF	PRODL, RES2	;	
;				
	MOVFP	ARG1L, WREG		
	MULWF	ARG2H	;	ARG1L * ARG2H ->
			;	PRODH:PRODL
	MOVFP	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFP	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F		
	ADDWFC	RES3, F	;	
;				
	MOVFP	ARG1H, WREG	;	
	MULWF	ARG2L	;	ARG1H * ARG2L ->
			;	PRODH: PRODL
	MOVFP	PRODL, WREG	;	
	ADDWF	RES1, F	;	Add cross
	MOVFP	PRODH, WREG	;	products
	ADDWFC	RES2, F	;	
	CLRF	WREG, F	;	
	ADDWFC	RES3, F	;	

Example 9-4 shows the sequence to do an 16 x 16 signed multiply. Equation 9-2 shows the algorithm used. The 32-bit result is stored in four registers RES3:RES0. To account for the sign bits of the arguments, each argument pairs most significant bit (MSb) is tested and the appropriate subtractions are done.

EQUATION 9-2:	16 x 16 SIGNED
	MULTIPLICATION
	ALGORITHM

RES3:RES0

= ARG1H:ARG1L • ARG2H:ARG2L =  $(ARG1H \bullet ARG2H \bullet 2^{16})$  $(ARG1H \bullet ARG2L \bullet 2^8)$  $(ARG1L \bullet ARG2H \bullet 2^8)$ (ARG1L • ARG2L)  $(-1 \bullet ARG2H < 7 > \bullet ARG1H: ARG1L \bullet 2^{16})$ +

+

+

+

 $^{+}$ 

 $(-1 \bullet ARG1H < 7 > \bullet ARG2H: ARG2L \bullet 2^{16})$ 

#### EXAMPLE 9-4: **16 x 16 SIGNED MULTIPLY** ROUTINE

	MOVFP	ARG1L, WREG		
	MULWF		;	ARG1L * ARG2L ->
				PRODH: PRODL
	MOVPF	PRODH, RES1		
		PRODL, RESO		
;		,		
	MOVFP	ARG1H, WREG		
	MULWF			ARG1H * ARG2H ->
			;	
	MOVPF	PRODH, RES3		
		PRODL, RES2		
;				
	MOVFP	ARG1L, WREG		
	MULWF			ARG1L * ARG2H ->
			;	
	MOVEP	PRODL, WREG		
	ADDWF			Add cross
		PRODH, WREG		
			;	
	CLRF		;	
			;	
;	nii c	11100, 1	'	
'	MOVED	ARG1H, WREG	;	
				ARG1H * ARG2L ->
	TIO LINI	111021		PRODH:PRODL
	MOVFP	PRODL, WREG		
				Add cross
		PRODH, WREG		
	ADDWFC		;	Produced
	CLRF		;	
			;	
;		, -	-	
	BTFSS	ARG2H, 7	;	ARG2H:ARG2L neg?
	GOTO			no, check ARG1
	MOVFP	ARG1L, WREG		.,
	SUBWF	RES2	;	
	MOVFP	ARG1H, WREG	'	
		RES3		
;				
· ·	GN_ARG1			
	BTFSS	ARG1H, 7	;	ARG1H:ARG1L neg?
	GOTO	CONT_CODE	;	no, done
	MOVFP	ARG2L, WREG		, aono
	SUBWF	RES2	;	
	MOVFP	ARG2H, WREG	;	
	SUBWFB			
;	202.112			
	NT_CODE			
	:			

# **PIC17C75X**

NOTES:

# 10.0 I/O PORTS

PIC17C75X devices have seven I/O ports, PORTA through PORTG. PORTB through PORTG have a corresponding Data Direction Register (DDR), which is used to configure the port pins as inputs or outputs. These seven ports are made up of 50 I/O pins. Some of these ports pins are multiplexed with alternate functions.

PORTC, PORTD, and PORTE are multiplexed with the system bus. These pins are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, these pins are general purpose I/O.

PORTA, PORTB, PORTE<3>, PORTF and PORTG are multiplexed with the peripheral features of the device. These peripheral features are:

- Timer modules
- · Capture modules
- PWM modules
- USART/SCI modules
- SSP Module
- A/D Module
- External Interrupt pin

When some of these peripheral modules are turned on, the port pin will automatically configure to the alternate function. The modules that do this are:

- PWM module
- SSP module
- USART/SCI module

When a pin is automatically configured as an output by a peripheral module, the pins data direction (DDR) bit is unknown. After disabling the peripheral module, the user should re-initialize the DDR bit to the desired configuration.

The other peripheral modules (which require an input) must have their data direction bit configured appropriately.

Note:	A pin that is a peripheral input, can be con-
	figured as an output (DDRx <y> is cleared).</y>
	The peripheral events will be determined
	by the action output on the port pin.

# 10.1 PORTA Register

PORTA is a 6-bit wide latch. PORTA does not have a corresponding Data Direction Register (DDR).

Reading PORTA reads the status of the pins.


The RA1 pin is multiplexed with TMR0 clock input, RA2 and RA3 are multiplexed with the SSP functions, and RA4 and RA5 are multiplexed with the USART1 functions. The control of RA2, RA3, RA4 and RA5 as outputs are automatically configured by the their multiplexed peripheral module.

#### 10.1.1 USING RA2, RA3 AS OUTPUTS

The RA2 and RA3 pins are open drain outputs. To use the RA2 and/or the RA3 pin(s) as output(s), simply write to the PORTA register the desired value. A '0' will cause the pin to drive low, while a '1' will cause the pin to float (hi-impedance). An external pull-up resistor should be used to pull the pin high. Writes to the RA2 and RA3 pins will not affect the other PORTA pins.

Note: When using the RA2 or RA3 pin(s) as output(s), read-modify-write instructions (such as BCF, BSF, BTG) on PORTA are not recommended.
Such operations read the port pins, do the desired operation, and then write this value to the data latch. This may inadvertently cause the RA2 or RA3 pins to switch from input to output (or vice-versa).
To avoid this possibility use a shadow register for PORTA. Do the bit operations on this shadow register and then move it to PORTA.

### FIGURE 10-1: RA0 AND RA1 BLOCK DIAGRAM




Example 10-1 shows an instruction sequence to initialize PORTA. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

# **EXAMPLE 10-1: INITIALIZING PORTA**

MOVLB	0	; Select Bank 0
MOVLW	0xF3	;
MOVPF	PORTA	; Initialize PORTA
		; RA<3:2> are output low
		; RA<5:4> and RA<1:0>
		; are inputs
		; (outputs floating)


#### FIGURE 10-2: RA2 BLOCK DIAGRAM



Peripheral data in Data Bus D Q ΕN •RD\_PORTA (Q2) Q D WR PORTA Q \_∕CK < (Q4)  $\overline{\text{SDA}}$  out "1" SSP Mode

Note: I/O pin has protection diodes to Vss.

#### FIGURE 10-4: RA4 AND RA5 BLOCK DIAGRAM



#### FIGURE 10-3: RA3 BLOCK DIAGRAM

# TABLE 10-1: PORTA FUNCTIONS

Name	Bit0	Buffer Type	Function
RA0/INT	bit0	ST	Input or external interrupt input.
RA1/T0CKI	bit1	ST	Input or clock input to the TMR0 timer/counter, and/or an external interrupt input.
RA2/SS/SCL	bit2	ST	Input/Output or slave select input for the SPI or clock input for the I <sup>2</sup> C bus. Output is open drain type.
RA3/SDI/SDA	bit3	ST	Input/Output or data input for the SPI or data for the I <sup>2</sup> C bus. Output is open drain type.
RA4/RX1/DT1	bit4	ST	Input/Output or USART1 Asynchronous Receive or USART1 Synchronous Data.
RA5/TX1/CK1	bit5	ST	Input/Output or USART1 Asynchronous Transmit or USART1 Synchronous Clock.
RBPU	bit7		Control bit for PORTB weak pull-ups.

Legend: ST = Schmitt Trigger input.

# TABLE 10-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
10h, Bank 0	PORTA	RBPU	_	RA5/ TX1/CK1	RA4/ RX1/DT1	RA3/ SDI/SDA	RA2/ SS/SCL	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	PS3	PS2	PS1	PS0		0000 000-	0000 000-
13h, Bank 0	RCSTA1	SPEN	RC9	SREN	CREN	—	FERR	OERR	RC9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	0000lu

Legend: x = unknown, u = unchanged, - = unimplemented reads as '0'. Shaded cells are not used by PORTA.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# 10.2 PORTB and DDRB Registers

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is DDRB. A '1' in DDRB configures the corresponding port pin as an input. A '0' in the DDRB register configures the corresponding port pin as an output. Reading PORTB reads the status of the pins, whereas writing to it will write to the port latch.

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is done by clearing the  $\overline{\text{RBPU}}$  (PORTA<7>) bit. The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are enabled on any reset.


PORTB also has an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e. any RB7:RB0 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB0) are compared with the value in the PORTB data latch. The "mismatch" outputs of RB7:RB0 are OR'ed together to set the PORTB Interrupt Flag bit, RBIF (PIR1<7>). This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt by:

- a) Read-Write PORTB (such as; MOVPF PORTB, PORTB). This will end mismatch condition.
- b) Then, clear the RBIF bit.

A mismatch condition will continue to set the RBIF bit. Reading then writing PORTB will end the mismatch condition, and allow the RBIF bit to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on this port, allows easy interface to a keypad and make it possible for wake-up on key-depression. For an example, refer to Application Note AN552, "Implementing Wake-up on Keystroke."

The interrupt on change feature is recommended for wake-up on operations where PORTB is only used for the interrupt on change feature and key depression operations.




#### FIGURE 10-5: BLOCK DIAGRAM OF RB5:RB4 AND RB1:RB0 PORT PINS

Example 10-2 shows an instruction sequence to initialize PORTB. The Bank Select Register (BSR) must be selected to Bank 0 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.


#### **EXAMPLE 10-2: INITIALIZING PORTB**

MOVLB	0	;	Select Bank 0
CLRF	PORTB	;	Initialize PORTB by clearing
		;	output data latches
MOVLW	0xCF	;	Value used to initialize
		;	data direction
MOVWF	DDRB	;	Set RB<3:0> as inputs
		;	RB<5:4> as outputs
		;	RB<7:6> as inputs


### FIGURE 10-6: BLOCK DIAGRAM OF RB3:RB2 PORT PINS











Name	Bit	Buffer Type	Function
RB0/CAP1	bit0	ST	Input/Output or the Capture1 input pin. Software programmable weak pull-up and interrupt on change features.
RB1/CAP2	bit1	ST	Input/Output or the Capture2 input pin. Software programmable weak pull-up and interrupt on change features.
RB2/PWM1	bit2	ST	Input/Output or the PWM1 output pin. Software programmable weak pull-up and interrupt on change features.
RB3/PWM2	bit3	ST	Input/Output or the PWM2 output pin. Software programmable weak pull-up and interrupt on change features.
RB4/TCLK12	bit4	ST	Input/Output or the external clock input to Timer1 and Timer2. Software programmable weak pull-up and interrupt on change features.
RB5/TCLK3	bit5	ST	Input/Output or the external clock input to Timer3. Software programmable weak pull-up and interrupt on change features.
RB6/SCK	bit6	ST	Input/Output or the master/slave clock for the SPI. Software programmable weak pull-up and interrupt on change features.
RB7/SDO	bit7	ST	Input/Output or data output for the SPI. Software programmable weak pull-up and interrupt on change features.

Legend: ST = Schmitt Trigger input.

# TABLE 10-4: REGISTERS/BITS ASSOCIATED WITH PORTB

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
12h	PORTB	RB7/ SDO	RB6/ SCK	RB5/ TCLK3	RB4/ TCLK12	RB3/ PWM2	RB2/ PWM1	RB1/ CAP2	RB0/ CAP1	XXXX XXXX	uuuu uuuu
11h, Bank 0	DDRB	Data dired	ction registe	er for PORTE	3					1111 1111	1111 1111
10h, Bank 0	PORTA	RBPU	_	RA5/ TX1/CK1	RA4/ RX1/DT1	RA3/ SDI/SDA	RA2/ SS/SCL	RA1/T0CKI	RA0/INT	0-xx xxxx	0-uu uuuu
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
07h, Unbanked	INTSTA	PEIF	<b>T0CKIF</b>	T0IF	INTF	PEIE	T0CKIE	T0IE	INTE	0000 0000	0000 0000
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = Value depends on condition. Shaded cells are not used by PORTB.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.


# 10.3 PORTC and DDRC Registers

PORTC is an 8-bit bi-directional port. The corresponding data direction register is DDRC. A '1' in DDRC configures the corresponding port pin as an input. A '0' in the DDRC register configures the corresponding port pin as an output. Reading PORTC reads the status of the pins, whereas writing to it will write to the port latch. PORTC is multiplexed with the system bus. When operating as the system bus, PORTC is the low order byte of the address/data bus (AD7:AD0). The timing for the system bus is shown in the Electrical Characteristics section.

**Note:** This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-3 shows an instruction sequence to initialize PORTC. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

#### **EXAMPLE 10-3: INITIALIZING PORTC**

MOVLB	1	; Select Bank 1
CLRF	PORTC	; Initialize PORTC data
		; latches before setting
		; the data direction register
MOVLW	0xCF	; Value used to initialize
		; data direction
MOVWF	DDRC	; Set RC<3:0> as inputs
		; RC<5:4> as outputs
		; RC<7:6> as inputs



#### FIGURE 10-9: BLOCK DIAGRAM OF RC7:RC0 PORT PINS

# TABLE 10-5: PORTC FUNCTIONS

Name	Bit	Buffer Type	Function	
RC0/AD0	bit0	TTL	Input/Output or system bus address/data pin.	
RC1/AD1	bit1	TTL	Input/Output or system bus address/data pin.	
RC2/AD2	bit2	TTL	Input/Output or system bus address/data pin.	
RC3/AD3	bit3	TTL	Input/Output or system bus address/data pin.	
RC4/AD4	bit4	TTL	Input/Output or system bus address/data pin.	
RC5/AD5	bit5	TTL	Input/Output or system bus address/data pin.	
RC6/AD6	bit6	TTL	Input/Output or system bus address/data pin.	
RC7/AD7	bit7	TTL	Input/Output or system bus address/data pin.	

Legend: TTL = TTL input.

# TABLE 10-6: REGISTERS/BITS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
11h, Bank 1	PORTC	RC7/ AD7	RC6/ AD6	RC5/ AD5	RC4/ AD4	RC3/ AD3	RC2/ AD2	RC1/ AD1	RC0/ AD0	XXXX XXXX	uuuu uuuu
10h, Bank 1	DDRC	Data dired	ata direction register for PORTC							1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# 10.4 PORTD and DDRD Registers


PORTD is an 8-bit bi-directional port. The corresponding data direction register is DDRD. A '1' in DDRD configures the corresponding port pin as an input. A '0' in the DDRD register configures the corresponding port pin as an output. Reading PORTD reads the status of the pins, whereas writing to it will write to the port latch. PORTD is multiplexed with the system bus. When operating as the system bus, PORTD is the high order byte of the address/data bus (AD15:AD8). The timing for the system bus is shown in the Electrical Characteristics section.

**Note:** This port is configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. In the two other microcontroller modes, this port is a general purpose I/O. Example 10-4 shows an instruction sequence to initialize PORTD. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

#### **EXAMPLE 10-4: INITIALIZING PORTD**

MOVLB	1	; Select Bank 1
CLRF	PORTD	; Initialize PORTD data
		; latches before setting
		; the data direction register
MOVLW	0xCF	; Value used to initialize
		; data direction
MOVWF	DDRD	; Set RD<3:0> as inputs
		; RD<5:4> as outputs
		; RD<7:6> as inputs

# FIGURE 10-10: BLOCK DIAGRAM OF RD7:RD0 PORT PINS (IN I/O PORT MODE)



# TABLE 10-7: PORTD FUNCTIONS

Name	Bit	Buffer Type	Function
RD0/AD8	bit0	TTL	Input/Output or system bus address/data pin.
RD1/AD9	bit1	TTL	Input/Output or system bus address/data pin.
RD2/AD10	bit2	TTL	Input/Output or system bus address/data pin.
RD3/AD11	bit3	TTL	Input/Output or system bus address/data pin.
RD4/AD12	bit4	TTL	Input/Output or system bus address/data pin.
RD5/AD13	bit5	TTL	Input/Output or system bus address/data pin.
RD6/AD14	bit6	TTL	Input/Output or system bus address/data pin.
RD7/AD15	bit7	TTL	Input/Output or system bus address/data pin.

Legend: TTL = TTL input.

# TABLE 10-8: REGISTERS/BITS ASSOCIATED WITH PORTD

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
13h, Bank 1	PORTD	RD7/ AD15	RD6/ AD14	RD5/ AD13	RD4/ AD12	RD3/ AD11	RD2/ AD10	RD1/ AD9	RD0/ AD8	XXXX XXXX	uuuu uuuu
12h, Bank 1	DDRD	Data dired	ction registe	er for PORT	)					1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# 10.5 PORTE and DDRE Register

PORTE is a 4-bit bi-directional port. The corresponding data direction register is DDRE. A '1' in DDRE configures the corresponding port pin as an input. A '0' in the DDRE register configures the corresponding port pin as an output. Reading PORTE reads the status of the pins, whereas writing to it will write to the port latch. PORTE is multiplexed with the system bus. When operating as the system bus, PORTE contains the control signals for the address/data bus (AD15:AD0). These control signals are Address Latch Enable (ALE), Output Enable ( $\overline{OE}$ ), and Write ( $\overline{WR}$ ). The control signals  $\overline{OE}$  and  $\overline{WR}$  are active low signals. The timing for the system bus is shown in the Electrical Characteristics section.


**Note:** Three pins of this port are configured as the system bus when the device's configuration bits are selected to Microprocessor or Extended Microcontroller modes. The other pin is a general purpose I/O or Capture4 pin. In the two other microcontroller modes, RE2:RE0 are general purpose I/O pins.

Example 10-5 shows an instruction sequence to initialize PORTE. The Bank Select Register (BSR) must be selected to Bank 1 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.


#### **EXAMPLE 10-5: INITIALIZING PORTE**

MOVLB	1	; Select Bank 1
CLRF	PORTE	; Initialize PORTE data
		; latches before setting
		; the data direction
		; register
MOVLW	0x03	; Value used to initialize
		; data direction
MOVWF	DDRE	; Set RE<1:0> as inputs
		; RE<3:2> as outputs
		; RE<7:4> are always
		; read as '0'

### FIGURE 10-11: BLOCK DIAGRAM OF RE2:RE0 (IN I/O PORT MODE)



### FIGURE 10-12: BLOCK DIAGRAM OF RE3/CAP4 PORT PIN



# TABLE 10-9: PORTE FUNCTIONS

Name	Bit	Buffer Type	Function
RE0/ALE	bit0	TTL	Input/Output or system bus Address Latch Enable (ALE) control pin.
RE1/OE	bit1	TTL	Input/Output or system bus Output Enable (OE) control pin.
RE2/WR	bit2	TTL	Input/Output or system bus Write (WR) control pin.
RE3/CAP4	bit3	ST	Input/Output or Capture4 input pin

Legend: TTL = TTL input. ST = Schmitt Trigger input

# TABLE 10-10: REGISTERS/BITS ASSOCIATED WITH PORTE

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on, POR, BOR	Value on all other resets (Note1)
15h, Bank 1	PORTE	—	—	_	_	RE3/CAP4	RE2/WR	RE1/OE	RE0/ALE	xxxx	uuuu
14h, Bank 1	DDRE	Data dired	ata direction register for PORTE								1111
14h, Bank 7	CA4L	Capture4	low byte							xxxx xxxx	uuuu uuuu
15h, Bank 7	CA4H	Capture4	apture4 high byte						xxxx xxxx	uuuu uuuu	
16h, Bank 7	TCON3	—	CA4OVF	CA30VF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTE. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# 10.6 PORTF and DDRF Registers


PORTF is an 8-bit wide bi-directional port. The corresponding data direction register is DDRF. A '1' in DDRF configures the corresponding port pin as an input. A '0' in the DDRF register configures the corresponding port pin as an output. Reading PORTF reads the status of the pins, whereas writing to them will write to the respective port latch.

All eight bits of PORTF are multiplexed with 8 of the 12 channels of the 10-bit A/D converter.

Upon reset the entire Port is automatically configured as analog inputs, and must be configured in software to be a digital I/O. Example 10-6 shows an instruction sequence to initialize PORTF. The Bank Select Register (BSR) must be selected to Bank 5 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.

#### **EXAMPLE 10-6: INITIALIZING PORTF**

MOVLB	5	;	Select Bank 5
MOVLW	0x0E	;	Configure PORTF as
MOVPF	ADCON1	;	Digital
CLRF	PORTF	;	Initialize PORTF data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRF	;	Set RF<1:0> as inputs
		;	RF<7:2> as outputs



#### FIGURE 10-13: BLOCK DIAGRAM OF RF7:RF0

# TABLE 10-11: PORTF FUNCTIONS

Name	Bit	Buffer Type	Function			
RF0/AN4	bit0	ST	Input/Output or analog input 4			
RF1/AN5	bit1	ST	Input/Output or analog input 5			
RF2/AN6	bit2	ST	Input/Output or analog input 6			
RF3/AN7	bit3	ST	Input/Output or analog input 7			
RF4/AN8	bit4	ST	Input/Output or analog input 8			
RF5/AN9	bit5	ST	Input/Output or analog input 9			
RF6/AN10	bit6	ST	Input/Output or analog input 10			
RF7/AN11	bit7	ST	Input/Output or analog input 11			

Legend: ST = Schmitt Trigger input.

# TABLE 10-12: REGISTERS/BITS ASSOCIATED WITH PORTF

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on, POR, BOR	Value on all other resets (Note1)
10h, Bank 5	DDRF	Data Dire	ata Direction Register for PORTF						1111 1111	1111 1111	
11h, Bank 5	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTF.

Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# 10.7 PORTG and DDRG Registers

PORTG is an 8-bit wide bi-directional port. The corresponding data direction register is DDRG. A '1' in DDRG configures the corresponding port pin as an input. A '0' in the DDRG register configures the corresponding port pin as an output. Reading PORTG reads the status of the pins, whereas writing to them will write to the respective port latch.


The lower four bits of PORTG are multiplexed with four of the 12 channels of the 10-bit A/D converter.

The remaining bits of PORTG are multiplexed with peripheral output and inputs. RG4 is multiplexed with the CAP3 input, RG5 is multiplexed with the PWM3 output, RG6 and RG7 are multiplexed with the USART2 functions.

Upon reset the entire Port is automatically configured as analog inputs, and must be configured in software to be a digital I/O. Example 10-7 shows the instruction sequence to initialize PORTG. The Bank Select Register (BSR) must be selected to Bank 5 for the port to be initialized. The following example uses the MOVLB instruction to load the BSR register for bank selection.


#### **EXAMPLE 10-7: INITIALIZING PORTG**

MOVLB	5	;	Select Bank 5
MOVLW	0x0E	;	Configure PORTG as
MOVPF	ADCON1	;	digital
CLRF	PORTG	;	Initialize PORTG data
		;	latches before setting
		;	the data direction
		;	register
MOVLW	0x03	;	Value used to initialize
		;	data direction
MOVWF	DDRG	;	Set RG<1:0> as inputs
		;	RG<7:2> as outputs




#### FIGURE 10-14: BLOCK DIAGRAM OF RG3:RG0

### FIGURE 10-15: RG4 BLOCK DIAGRAM



### FIGURE 10-16: RG7:RG5 BLOCK DIAGRAM



# TABLE 10-13: PORTG FUNCTIONS

Name	Bit	Buffer Type	Function
RG0/AN3	bit0	ST	Input/Output or analog input 3.
RG1/AN2	bit1	ST	Input/Output or analog input 2.
RG2/AN1/VREF-	bit2	ST	Input/Output or analog input 1 or the ground reference voltage
RG3/AN0/VREF+	bit3	ST	Input/Output or analog input 0 or the positive reference voltage
RG4/CAP3	bit4	ST	RG4 can also be the Capture3 input pin.
RG5/PWM3	bit5	ST	RG5 can also be the PWM3 output pin.
RG6/RX2/DT2	bit6	ST	RG6 can also be selected as the USART2 (SCI) Asynchronous Receive or USART2 (SCI) Synchronous Data.
RG7/TX2/CK2	bit7	ST	RG7 can also be selected as the USART2 (SCI) Asynchronous Trans- mit or USART2 (SCI) Synchronous Clock.

Legend: ST = Schmitt Trigger input.

### TABLE 10-14: REGISTERS/BITS ASSOCIATED WITH PORTG

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on, POR, BOR	Value on all other resets (Note1)
12h, Bank 5	DDRG	Data Dire	ata Direction Register for PORTG							1111 1111	1111 1111
13h, Bank 5	PORTG	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0	RG2/ AN1	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by PORTG. Note 1: Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

### 10.8 <u>I/O Programming Considerations</u>

#### 10.8.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. For example, the BCF and BSF instructions read the register into the CPU, execute the bit operation, and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g. bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and re-written to the data latch of this particular pin, overwriting the previous content. As long as the pin stays in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading a port reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (BCF, BSF, BTG, etc.) on a port, the value of the port pins is read, the desired operation is performed with this value, and the value is then written to the port latch.

Example 10-8 shows the effect of two sequential read-modify-write instructions on an I/O port

#### EXAMPLE 10-8: READ MODIFY WRITE INSTRUCTIONS ON AN I/O PORT

<pre>; Initial PORT sett ; ; PORTB&lt;7:6&gt; have p ; not connected to</pre>	PORTB<3:( ull-ups and are	)> Outputs
; ; ;	PORT latch	PORT pins
BCF PORTB, 7 BCF PORTB, 6		
BCF DDRB, 7 BCF DDRB, 6 ;		
<pre>; Note that the use ; pin values to be ; caused RB7 to be ; (High).</pre>	00pp pppp. The	2nd BCF

Note: A pin actively outputting a Low or High should not be driven from external devices in order to change the level on this pin (i.e. "wired-or", "wired-and"). The resulting high output currents may damage the device.

#### 10.8.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 10-17). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before executing the instruction that reads the values on that I/O port. Otherwise, the previous state of that pin may be read into the CPU rather than the "new" state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

#### FIGURE 10-17: SUCCESSIVE I/O OPERATION

	Q1  Q2  Q3  Q4	Q1  Q2  Q3  Q4	; Q1; Q2  Q3  Q4;	Q1  Q2  Q3  Q4	Note:
	PC	Y PC + 1	V PC+2	PC + 3	This example shows a write to PORTB
Instruction fetched	MOVWF PORTB	MOVF PORTB,W		1	followed by a read from PORTB.
lotonou	write to PORTB	1	NOP	NOP	Note that:
RB7:RB0			V		data setup time = (0.25TCY - TPD)
	·	<u>.</u> 1	<u>, , , , , , , , , , , , , , , , , , , </u>	¦	where $TCY = instruction cycle$
	1 I	i 1	Port pin	1	TPD = propagation delay
	1 I	( 	sampled here	1	Therefore, at higher clock frequencies,
Instruction executed	1 I	MOVWF PORTB	MOVF PORTB,W	NOP	a write followed by a read may be
chood to d	1	write to	1 I 1 I	I.	problematic.
	1 I	1	1 I	1	
	1	ı	1 I	1	
	1 1		1 I 1 I	1	

# **PIC17C75X**

NOTES:

# 11.0 OVERVIEW OF TIMER RESOURCES

The PIC17C75X has four timer modules. Each module can generate an interrupt to indicate that an event has occurred. These timers are called:

- Timer0 16-bit timer with programmable 8-bit
- prescaler
- Timer1 8-bit timer
- Timer2 8-bit timer
- Timer3 16-bit timer

For enhanced time-base functionality, four input Captures and three Pulse Width Modulation (PWM) outputs are possible. The PWMs use the Timer1 and Timer2 resources and the input Captures use the Timer3 resource.

### 11.1 <u>Timer0 Overview</u>

The Timer0 module is a simple 16-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock.

When Timer0 uses an external clock source, it has the flexibility to allow user selection of the incrementing edge, rising or falling.

The Timer0 module also has a programmable prescaler. The PS3:PS0 bits (T0STA<4:1>) determine the prescale value. TMR0 can increment at the following rates: 1:1, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum external frequency, on the TOCKI pin, is 50 MHz, given the high and low time requirements of the clock.

# 11.2 <u>Timer1 Overview</u>

The Timer1 module is an 8-bit timer/counter with an 8-bit period register (PR1). When the TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated if enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also be selected to be the clock for the Timer2 module.

TMR1 can be concatenated with TMR2 to form a 16-bit timer. The TMR1 register is the LSB and TMR2 is the MSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated if enabled.

# 11.3 <u>Timer2 Overview</u>

The Timer2 module is an 8-bit timer/counter with an 8-bit period register (PR2). When the TMR2 value rolls over from the period match value to 0h, the TMR2IF flag is set, and an interrupt will be generated if enabled. In counter mode, the clock comes from the RB4/TCLK12 pin, which can also provide the clock for the Timer1 module.

TMR2 can be concatenated with TMR1 to form a 16-bit timer. The TMR2 register is the MSB and TMR1 is the LSB. When in the 16-bit timer mode, there is a corresponding 16-bit period register (PR2:PR1). When the TMR2:TMR1 value rolls over from the period match value to 0h, the TMR1IF flag is set, and an interrupt will be generated if enabled.

# 11.4 <u>Timer3 Overview</u>

The Timer3 module is a 16-bit timer/counter with a 16-bit period register. When the TMR3H:TMR3L value rolls over to 0h, the TMR3IF bit is set and an interrupt will be generated if enabled. In counter mode, the clock comes from the RB5/TCLK3 pin.

When operating in the four capture mode, the period registers become the second (of four) 16-bit capture registers.

# 11.5 Role of the Timer/Counters

The timer modules are general purpose, but have dedicated resources associated with them. TImer1 and Timer2 are the time-bases for the three Pulse Width Modulation (PWM) outputs, while Timer3 is the time-base for the four input captures.

# **PIC17C75X**

NOTES:

# 12.0 TIMER0

The Timer0 module consists of a 16-bit timer/counter, TMR0. The high byte is register TMR0H and the low byte is register TMR0L. A software programmable 8-bit prescaler makes Timer0 an effective 24-bit overflow timer. The clock source is software programmable as either the internal instruction clock or an external clock on the RA1/T0CKI pin. The control bits for this module are in register T0STA (Figure 12-1).

# FIGURE 12-1: T0STA REGISTER (ADDRESS: 05h, UNBANKED)

R/W - 0	) R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	R/W - 0	U - 0	
INTED	G TOSE	T0CS	T0PS3	T0PS2	T0PS1	T0PS0		R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented, Read as '0' -n = Value at POR reset
bit 7:	INTEDG: R This bit sele 1 = Rising e 0 = Falling e	ects the ec edge of RA	lge upon w .0/INT pin g	hich the in generates i	terrupt is d nterrupt	etected		
bit 6:		ects the ects the ects the ects $S = 0$ (Extended of RA	lge upon w ernal Clock \1/T0CKI pi \1/T0CKI p	hich TMR( :) n increme in increme	nts TMR0 a	and/or gene		CKIF interrupt CKIF interrupt
bit 5:	<b>TOCS</b> : Time This bit sele 1 = Internal 0 = Externa	ects the clo instruction	ock source n clock cycl	for TMR0. e (Tcy)				
bit 4-1:	T0PS3:T0P These bits							
	T0PS3:T	0PS0 Pr	escale Valu	ie				
	0000 0001 0010 0100 0100 0110 0111 1xxx	1 0 1 0 1 0 1	1:1 1:2 1:4 1:8 1:16 1:32 1:64 1:128 1:256					
bit 0:	Unimpleme	ented: Rea	ad as '0'					

# 12.1 <u>Timer0 Operation</u>


When the TOCS (TOSTA<5>) bit is set, TMR0 increments on the internal clock. When TOCS is clear, TMR0 increments on the external clock (RA1/TOCKI pin). The external clock edge can be selected in software. When the TOSE (TOSTA<6>) bit is set, the timer will increment on the rising edge of the RA1/TOCKI pin. When TOSE is clear, the timer will increment on the falling edge of the RA1/TOCKI pin. The prescaler can be programmed to introduce a prescale of 1:1 to 1:256. The timer increments from 0000h to FFFFh and rolls over to 0000h. On overflow, the TMR0 Interrupt Flag bit (TOIF) is set. The TMR0 interrupt can be masked by clearing the corresponding TMR0 Interrupt Enable bit (TOIE). The TMR0 Interrupt Flag bit (TOIF) is automatically cleared when vectoring to the TMR0 interrupt vector.

# 12.2 Using Timer0 with External Clock

When an external clock input is used for Timer0, it is synchronized with the internal phase clocks. Figure 12-3 shows the synchronization of the external clock. This synchronization is done after the prescaler. The output of the prescaler (PSOUT) is sampled twice in every instruction cycle to detect a rising or a falling edge. The timing requirements for the external clock are detailed in the electrical specification section.

#### 12.2.1 DELAY FROM EXTERNAL CLOCK EDGE

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time TMR0 is actually incremented. Figure 12-3 shows that this delay is between 3Tosc and 7Tosc. Thus, for example, measuring the interval between two edges (e.g. period) will be accurate within  $\pm$ 4Tosc ( $\pm$ 121 ns @ 33 MHz).



### FIGURE 12-2: TIMER0 MODULE BLOCK DIAGRAM

### 12.3 Read/Write Consideration for TMR0

Although TMR0 is a 16-bit timer/counter, only 8-bits at a time can be read or written during a single instruction cycle. Care must be taken during any read or write.

#### 12.3.1 READING 16-BIT VALUE

The problem in reading the entire 16-bit value is that after reading the low (or high) byte, its value may change from FFh to 00h.

Example 12-1 shows a 16-bit read. To ensure a proper read, interrupts must be disabled during this routine.

### EXAMPLE 12-1: 16-BIT READ

MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
MOVFP	TMPLO,	WREG	;tmplo -> wreg
CPFSLT	TMR0L		;tmr0l < wreg?
RETURN			;no then return
MOVPF	TMROL,	TMPLO	;read low tmr0
MOVPF	TMROH,	TMPHI	;read high tmr0
RETURN			;return
1			

#### 12.3.2 WRITING A 16-BIT VALUE TO TMR0

Since writing to either TMR0L or TMR0H will effectively inhibit increment of that half of the TMR0 in the next cycle (following write), but not inhibit increment of the other half, the user must write to TMR0L first and TMR0H second in two consecutive instructions, as shown in Example 12-2. The interrupt must be disabled. Any write to either TMR0L or TMR0H clears the prescaler.

# EXAMPLE 12-2: 16-BIT WRITE

BSF	CPUSTA, GLINTD	; Disable interrupts
MOVFP	RAM_L, TMROL	;
MOVFP	RAM_H, TMROH	;
BCF	CPUSTA, GLINTD	; Done, enable
		; interrupts

### 12.4 Prescaler Assignments

Timer0 has an 8-bit prescaler. The prescaler assignment is fully under software control; i.e., it can be changed "on the fly" during program execution. When changing the prescaler assignment, clearing the prescaler is recommended before changing assignment. The value of the prescaler is "unknown," and assigning a value that is less then the present value makes it difficult to take this unknown time into account.





FIGURE 12-4: TMR0 TIMING: WRITE HIGH OR LOW BYTE





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
05h, Unbanked	TOSTA	INTEDG	T0SE	TOCS	T0PS3	T0PS2	T0PS1	T0PS0	—	0000 000-	0000 000-
06h, Unbanked	CPUSTA	—	_	STKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
07h, Unbanked	INTSTA	PEIF	TOCKIF	TOIF	INTF	PEIE	TOCKIE	TOIE	INTE	0000 0000	0000 0000
0Bh, Unbanked	TMR0L	TMR0 reg	IR0 register; low byte xxxx xxxx uuuu						uuuu uuuu		
0Ch, Unbanked	TMR0H	TMR0 reg	IRO register; high byte xxxx xxxx uuuu uuuu								

Legend:x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition, Shaded cells are not used by Timer0.Note 1:Other (non power-up) resets include: external reset through MCLR and the Watchdog Timer Reset.

# 13.0 TIMER1, TIMER2, TIMER3, PWMS AND CAPTURES

The PIC17C75X has a wealth of timers and time-based functions to ease the implementation of control applications. These time-base functions include three PWM outputs and four Capture inputs.

Timer1 and Timer2 are two 8-bit incrementing timers, each with an 8-bit period register (PR1 and PR2 respectively) and separate overflow interrupt flags. Timer1 and Timer2 can operate either as timers (increment on internal Fosc/4 clock) or as counters (increment on falling edge of external clock on pin RB4/TCLK12). They are also software configurable to operate as a single 16-bit timer/counter. These timers are also used as the time-base for the PWM (Pulse Width Modulation) modules.

Timer3 is a 16-bit timer/counter which uses the TMR3H and TMR3L registers. Timer3 also has two additional registers (PR3H/CA1H: PR3L/CA1L) that are configurable as a 16-bit period register or a 16-bit capture register. TMR3 can be software configured to increment from the internal system clock (Fosc/4) or from an external signal on the RB5/TCLK3 pin. Timer3 is the time-base for all of the 16-bit captures. Six other registers comprise the Capture2, Capture3, and Capture4 registers (CA2H:CA2L, CA3H:CA3L, and CA4H:CA4L).

Figure 13-1, Figure 13-2, and Figure 13-3 are the control registers for the operation of Timer1, Timer2, and Timer3, as well as PWM1, PWM2, PWM3, Capture1, Capture2, Capture3, and Capture4.

Table 13-1 shows the Timer resource requirements for these time-base functions. Each timer is an open resource so that multiple functions may operate with it.

### TABLE 13-1: TIME-BASE FUNCTION / RESOURCE REQUIREMENTS

Time-base Function	Timer Resource
PWM1	Timer1
PWM2	Timer1 or Timer2
PWM3	Timer1 or Timer2
Capture1	Timer3
Capture2	Timer3
Capture3	Timer3
Capture4	Timer3

# FIGURE 13-1: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W - 0 CA2ED1 bit7	R/W - 0         R/W - 0 <t< th=""><th>R = Readable bit W = Writable bit -n = Value at POR reset</th></t<>	R = Readable bit W = Writable bit -n = Value at POR reset
bit 7-6:	<b>CA2ED1:CA2ED0</b> : Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 5-4:	<b>CA1ED1:CA1ED0</b> : Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 3:	<b>T16</b> : Timer2:Timer1 Mode Select bit 1 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers	
bit 2:	<b>TMR3CS</b> : Timer3 Clock Source Select bit 1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin 0 = TMR3 increments off the internal clock	
bit 1:	<b>TMR2CS</b> : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock	
bit 0:	<b>TMR1CS</b> : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock	

# FIGURE 13-2: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

CA20VF       CA10VF       PWM20N       PWM10N       CA1/PR3       TMR20N       TMR20N       TMR10N       R = Readable bit W = Writable bit 	R - 0	R - 0 R/W - 0
bit 7:       CA20VF: Capture2 Overflow Status bit         This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L before the next capture event occurred. The capture register retains the oldest unread capture value (las capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).         1       = Overflow occurred on Capture2 register         0       = No overflow occurred on Capture2 register         bit 6:       CA10VF: Capture1 Overflow Status bit         This bit indicates that the capture value had not been read from the capture register retains the old est unread capture value (las capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture event occurred. The capture register retains the old est unread capture value (las capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).         1       = Overflow occurred on Capture1 register         0       = No overflow occurred on Capture1 register         0       = No verflow occurred on Capture1 register         0       = PWM2 is enabled (The		
<ul> <li>bit 7: CA2OVF: Capture2 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L before the next capture event occurred. The capture register retains the oldest unread capture value (las capture before overflow). Subsequent capture events will not update the capture register with the TMR2 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture2 register 0 = No overflow occurred on Capture2 register</li> <li>bit 6: CA1OVF: Capture1 Overflow Status bit This bit indicates that the capture value had not been read from the capture register retains the old est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register bit 5: PWM20N: PWM1 On bit 1 = PWM2 is enabled (The RB3/PWM2 pin uses the state of the DDRB&lt;3&gt; bit for data direction) bit 4: PWM10N: PWM1 On bit 1 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction) bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register) 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3) bit 2: TMR3ON: Timer3 On bit 1 = Starts Timer3 0 = Stops Timer3 bit 1: TMR2ON. Timer2 On bit This bit controls the incrementing of the TMR2 register. When</li></ul>	bit7	
<ul> <li>This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L before the next capture event occurred. The capture register retains the oldest unread capture value (las capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture2 register</li> <li>0 = No overflow occurred on Capture2 register</li> <li>bit 6: CA10VF: Capture1 Overflow Status bit</li> <li>This bit indicates that the capture value had not been read from the capture register retains the old est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture1 register</li> <li>0 = No overflow occurred on Capture1 register</li> <li>0 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB&lt;3&gt; bit)</li> <li>0 = PWM1 is enabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> <li>bit 4: PWM1 is enabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> <li>bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit</li> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> <li>bit 2: TMR3ON: Timer3 On bit</li> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>0 = Stops Timer3</li> <li>0 = Stops Timer3</li> <li>0 = S</li></ul>	1.1.7	
<ul> <li>before the next capture event occurred. The capture register retains the oldest unread capture value (las capture before overflow). Subsequent capture events will not update the capture register with the TMRS value until the capture on Capture2 register</li> <li>0 = No overflow occurred on Capture2 register</li> <li>0 = No overflow occurred on Capture2 register</li> <li>bit 6: CA10VF: Capture1 Overflow Status bit</li> <li>This bit indicates that the capture value had not been read from the capture register retains the old est unread capture value (last capture before overflow). Subsequent capture register retains the old est unread capture value (last capture before overflow). Subsequent capture register retains the old est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture1 register</li> <li>0 = No overflow occurred on Capture1 register</li> <li>0 = No overflow occurred on Capture1 register</li> <li>0 = No verflow cocurred on Capture1 register</li> <li>bit 5: PWM20N: PWM2 On bit</li> <li>1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB&lt;3&gt; bit for data direction)</li> <li>bit 4: PWM1 is enabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> <li>bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit</li> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> <li>bit 1: TMR2ON: Timer3 On bit</li> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>0 = Stops Timer3</li> <li>0 = Stops Timer3</li> <li>0 = Stops Timer3 On bit</li> </ul>	Dit 7:	
<ul> <li>This bit indicates that the capture value had not been read from the capture register pai (PR3H/CA1H:PR3L/CA1L) before the next capture event occurred. The capture register retains the old est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture1 register</li> <li>0 = No overflow occurred on Capture1 register</li> <li>bit 5: PWM2ON: PWM2 On bit</li> <li>1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB&lt;3&gt; bit)</li> <li>0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB&lt;3&gt; bit for data direction)</li> <li>bit 4: PWM1ON: PWM1 On bit</li> <li>1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB&lt;2&gt; bit)</li> <li>0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> <li>bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit</li> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> <li>bit 2: TMR3ON: Timer3 On bit</li> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>bit 1: TMR2ON: Timer2 On bit</li> <li>This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.</li> </ul>		before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture2 register
<ul> <li>(PR3H/CA1H:PR3L/CA1L) before the next capture event occurred. The capture register retains the old est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes).</li> <li>1 = Overflow occurred on Capture1 register</li> <li>0 = No overflow occurred on Capture1 register</li> <li>bit 5: PWM2ON: PWM2 On bit</li> <li>1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB&lt;3&gt; bit)</li> <li>0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB&lt;3&gt; bit for data direction)</li> <li>bit 4: PWM1ON: PWM1 On bit</li> <li>1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB&lt;2&gt; bit)</li> <li>0 = PWM1 is enabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit)</li> <li>0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> <li>bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit</li> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> <li>bit 2: TMR3ON: Timer3 On bit</li> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>bit 1: TMR2ON: Timer2 On bit</li> <li>This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.</li> </ul>	bit 6:	CA10VF: Capture1 Overflow Status bit
<ul> <li>1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB&lt;3&gt; bit)</li> <li>0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB&lt;3&gt; bit for data direction)</li> <li>bit 4: PWM1ON: PWM1 On bit</li> <li>1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB&lt;2&gt; bit)</li> <li>0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> <li>bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit</li> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> <li>bit 2: TMR3ON: Timer3 On bit</li> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>bit 1: TMR2ON: Timer2 On bit</li> <li>This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.</li> </ul>		1 = Overflow occurred on Capture1 register
<ul> <li>0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB&lt;3&gt; bit for data direction)</li> <li>bit 4: PWM1ON: PWM1 On bit <ul> <li>1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB&lt;2&gt; bit)</li> <li>0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> </ul> </li> <li>bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit <ul> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> </ul> </li> <li>bit 2: TMR3ON: Timer3 On bit <ul> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> </ul> </li> <li>bit 1: TMR2ON: Timer2 On bit <ul> <li>This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.</li> </ul> </li> </ul>	bit 5:	PWM2ON: PWM2 On bit
<ul> <li>1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB&lt;2&gt; bit)</li> <li>0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB&lt;2&gt; bit for data direction)</li> <li>bit 3: CA1/PR3: CA1/PR3 Register Mode Select bit</li> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> <li>bit 2: TMR3ON: Timer3 On bit</li> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>bit 1: TMR2ON: Timer2 On bit</li> <li>This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.</li> </ul>		
<ul> <li>1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)</li> <li>0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)</li> <li>bit 2: TMR3ON: Timer3 On bit</li> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>bit 1: TMR2ON: Timer2 On bit</li> <li>This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.</li> </ul>	bit 4:	1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit)
<ul> <li>1 = Starts Timer3</li> <li>0 = Stops Timer3</li> <li>bit 1: TMR2ON: Timer2 On bit</li> <li>This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.</li> </ul>	bit 3:	1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register)
This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.	bit 2:	1 = Starts Timer3
This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment.	bit 1:	-
1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2		This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set)
bit 0: <b>TMR1ON</b> : Timer1 On bit When T16 is set (in 16-bit Timer Mode)	bit 0:	
1 = Starts 16-bit TMR2:TMR1 0 = Stops 16-bit TMR2:TMR1		1 = Starts 16-bit TMR2:TMR1
When T16 is clear (in 8-bit Timer Mode)		
1 = Starts 8-bit Timer1 0 = Stops 8-bit Timer1		

# FIGURE 13-3: TCON3 REGISTER (ADDRESS: 16h, BANK 7)

<u>U-0</u> -	R - 0       R - 0       R/W - 0       R/W - 0       R/W - 0       R/W - 0         CA4OVF       CA3OVF       CA4ED1       CA4ED0       CA3ED1       CA3ED0       PWM3ON       R = Readable bit
bit7	bit0 W = Writable bit U = Unimplemented bit, Reads as '0' -n = Value at POR reset
bit 7:	Unimplemented: Read as '0'
bit 6:	<b>CA4OVF</b> : Capture4 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA4H:CA4L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture4 registers 0 = No overflow occurred on Capture4 registers
bit 5:	<b>CA3OVF</b> : Capture3 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (CA3H:CA3L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture3 registers 0 = No overflow occurred on Capture3 registers
bit 4-3:	<b>CA4ED1:CA4ED0</b> : Capture4 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge
bit 2-1:	CA3ED1:CA3ED0: Capture3 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge
bit 0:	<b>PWM3ON</b> : PWM3 On bit 1 = PWM3 is enabled (The RG5/PWM3 pin ignores the state of the DDRG<5> bit) 0 = PWM3 is disabled (The RG5/PWM3 pin uses the state of the DDRG<5> bit for data direction)

# 13.1 <u>Timer1 and Timer2</u>

#### 13.1.1 TIMER1, TIMER2 IN 8-BIT MODE

Both Timer1 and Timer2 will operate in 8-bit mode when the T16 bit is clear. These two timers can be independently configured to increment from the internal instruction cycle clock (TCY) or from an external clock source on the RB4/TCLK12 pin. The timer clock source is configured by the TMRxCS bit (x = 1 for Timer1 or = 2 for Timer2). When TMRxCS is clear, the clock source is internal and increments once every instruction cycle (Fosc/4). When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the counters will increment on every falling edge of the RB4/TCLK12 pin.


The timer increments from 00h until it equals the Period register (PRx). It then resets to 00h at the next increment cycle. The timer interrupt flag is set when the timer is reset. TMR1 and TMR2 have individual interrupt flag bits. The TMR1 interrupt flag bit is latched into TMR1IF, and the TMR2 interrupt flag bit is latched into TMR2IF.

Each timer also has a corresponding interrupt enable bit (TMRxIE). The timer interrupt can be enabled/disabled by setting/clearing this bit. For peripheral interrupts to be enabled, the Peripheral Interrupt Enable bit must be set (PEIE = '1') and global interrupt must be enabled (GLINTD = '0').

The timers can be turned on and off under software control. When the timer on control bit (TMRxON) is set, the timer increments from the clock source. When TMRxON is cleared, the timer is turned off and cannot cause the timer interrupt flag to be set.

#### 13.1.1.1 EXTERNAL CLOCK INPUT FOR TIMER1 AND TIMER2

When TMRxCS is set, the clock source is the RB4/TCLK12 pin, and the counter will increment on every falling edge on the RB4/TCLK12 pin. The TCLK12 input is synchronized with internal phase clocks. This causes a delay from the time a falling edge appears on TCLK12 to the time TMR1 or TMR2 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.



# FIGURE 13-4: TIMER1 AND TIMER2 IN TWO 8-BIT TIMER/COUNTER MODE

#### 13.1.2 TIMER1 AND TIMER2 IN 16-BIT MODE

To select 16-bit mode, set the T16 bit. In this mode TMR2 and TMR1 are concatenated to form a 16-bit timer (TMR2:TMR1). The 16-bit timer increments until it matches the 16-bit period register (PR2:PR1). On the following timer clock, the timer value is reset to 0h, and the TMR1IF bit is set.

When selecting the clock source for the16-bit timer, the TMR1CS bit controls the entire 16-bit timer and TMR2CS is a "don't care", however ensure that TMR2ON is set (allows TMR2 to increment). When TMR1CS is clear, the timer increments once every instruction cycle (Fosc/4). When TMR1CS is set, the timer increments on every falling edge of the RB4/TCLK12 pin. For the 16-bit timer to increment, both TMR1ON and TMR2ON bits must be set (Table 13-2).


T16	TMR2ON	TMR10N	Result
1	1	1	16-bit timer (TMR2:TMR1) ON
1	0	1	Only TMR1 increments
1	х	0	16-bit timer OFF
0	1	1	Timers in 8-bit mode

<b>TABLE 13-2</b> :	<b>TURNING ON 16-BIT TIMER</b>
---------------------	--------------------------------

#### 13.1.2.1 EXTERNAL CLOCK INPUT FOR TMR2:TMR1

When TMR1CS is set, the 16-bit TMR2:TMR1 increments on the falling edge of clock input TCLK12. The input on the RB4/TCLK12 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on RB4/TCLK12 to the time TMR2:TMR1 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section.

# FIGURE 13-5: TMR2 AND TMR1 IN 16-BIT TIMER/COUNTER MODE



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3	—	CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
10h, Bank 2	TMR1	Timer1's r	egister							xxxx xxxx	uuuu uuuu
11h, Bank 2	TMR2	Timer2's r	egister							XXXX XXXX	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
14h, Bank 2	PR1	Timer1 pe	riod registe	r						XXXX XXXX	uuuu uuuu
15h, Bank 2	PR2	Timer2 pe	riod registe	r						XXXX XXXX	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—	—	—	_	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	—	—	_	—	_	xx0	uu0
10h, Bank 7	PW3DCL	DC1	DC0	TM2PW3	—	—	_	—	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
11h, Bank 7	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

 TABLE 13-3:
 SUMMARY OF TIMER1 AND TIMER2 REGISTERS

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', q - value depends on condition, shaded cells are not used by Timer1 or Timer2.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

#### 13.1.3 USING PULSE WIDTH MODULATION (PWM) OUTPUTS WITH TIMER1 AND TIMER2

Three high speed pulse width modulation (PWM) outputs are provided. The PWM1 output uses Timer1 as its time-base, while PWM2 and PWM3 may independently be software configured to use either Timer1 or Timer2 as the time-base. The PWM outputs are on the RB2/PWM1, RB3/PWM2, and RG5/PWM3 pins.


Each PWM output has a maximum resolution of 10-bits. At 10-bit resolution, the PWM output frequency is 32.2 kHz (@ 32 MHz clock) and at 8-bit resolution the PWM output frequency is 128.9 kHz. The duty cycle of the output can vary from 0% to 100%.


Figure 13-6 shows a simplified block diagram of a PWM module.

The duty cycle registers are double buffered for glitch free operation. Figure 13-7 shows how a glitch could occur if the duty cycle registers were not double buffered.

The user needs to set the PWM1ON bit (TCON2<4>) to enable the PWM1 output. When the PWM1ON bit is set, the RB2/PWM1 pin is configured as PWM1 output and forced as an output irrespective of the data direction bit (DDRB<2>). When the PWM1ON bit is clear, the pin behaves as a port pin and its direction is controlled by its data direction bit (DDRB<2>). Similarly, the PWM2ON (TCON2<5>) bit controls the configuration of the RB3/PWM2 pin and the PWM3ON (TCON3<0>) bit controls the configuration of the RG5/PWM3 pin.

#### FIGURE 13-6: SIMPLIFIED PWM BLOCK DIAGRAM





# FIGURE 13-7: PWM OUTPUT

#### 13.1.3.1 PWM PERIODS

The period of the PWM1 output is determined by Timer1 and its period register (PR1). The period of the PWM2 and PWM3 outputs can be individually software configured to use either Timer1 or Timer2 as the time-base. For PWM2, when TM2PW2 bit (PW2DCL<5>) is clear, the time-base is determined by TMR1 and PR1, and when TM2PW2 is set, the time-base is determined by Timer2 and PR2. For PWM3, when TM2PW3 bit (PW3DCL<5>) is clear, the time-base is determined by TMR1 and PR1, and when TM2PW3 is set, the time-base is determined by Timer2 and PR2.

Running two different PWM outputs on two different timers allows different PWM periods. Running all PWMs from Timer1 allows the best use of resources by freeing Timer2 to operate as an 8-bit timer. Timer1 and Timer2 can not be used as a 16-bit timer if any PWM is being used.

The PWM periods can be calculated as follows:

period of  $PWM1 = [(PR1) + 1] \times 4TOSC$ 

period of PWM2 =  $[(PR1) + 1] \times 4TOSC$  or  $[(PR2) + 1] \times 4TOSC$ 

period of PWM3 =  $[(PR1) + 1] \times 4TOSC$  or  $[(PR2) + 1] \times 4TOSC$ 

The duty cycle of PWMx is determined by the 10-bit value DCx<9:0>. The upper 8-bits are from register PWxDCH and the lower 2-bits are from PWxDCL<7:6> (PWxDCH:PWxDCL<7:6>). Table 13-4 shows the maximum PWM frequency (FPWM) given the value in the period register.

The number of bits of resolution that the PWM can achieve depends on the operation frequency of the device as well as the PWM frequency (FPWM).

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log\left(2\right)} \quad \text{bits}$$

where: FPWM = 1 / period of PWM

The PWMx duty cycle is as follows:

PWMx Duty Cycle =(DCx) x Tosc

where DCx represents the 10-bit value from PWxDCH:PWxDCL.

If DCx = 0, then the duty cycle is zero. If PRx = PWxDCH, then the PWM output will be low for one to four Q-clock (depending on the state of the PWxDCL<7:6> bits). For a Duty Cycle to be 100%, the PWxDCH value must be greater then the PRx value.

The duty cycle registers for both PWM outputs are double buffered. When the user writes to these registers, they are stored in master latches. When TMR1 (or TMR2) overflows and a new PWM period begins, the master latch values are transferred to the slave latches and the PWMx pin is forced high.

Note: For PW1DCH, PW1DCL, PW2DCH, PW2DCL, PW3DCH and PW3DCL registers, a write operation writes to the "master latches" while a read operation reads the "slave latches". As a result, the user may not read back what was just written to the duty cycle registers.

The user should also avoid any "read-modify-write" operations on the duty cycle registers, such as: ADDWF PW1DCH. This may cause duty cycle outputs that are unpredictable.

TABLE 13-4:PWM FREQUENCY vs.RESOLUTION AT 33 MHz

PWM	Frequency (kHz)									
Frequency	32.2	64.5	90.66	128.9	515.6					
PRx Value	0xFF	0x7F	0x5A	0x3F	0x0F					
High Resolution	10-bit	9-bit	8.5-bit	8-bit	6-bit					
Standard Resolution	8-bit	7-bit	6.5-bit	6-bit	4-bit					

13.1.3.2 PWM INTERRUPTS

The PWM modules makes use of the TMR1 and/or TMR2 interrupts. A timer interrupt is generated when TMR1 or TMR2 equals its period register and on the following increment is cleared to zero. This interrupt also marks the beginning of a PWM cycle. The user can write new duty cycle values before the timer roll-over. The TMR1 interrupt is latched into the TMR1IF bit and the TMR2 interrupt is latched into the TMR2IF bit. These flags must be cleared in software.

#### 13.1.3.3 EXTERNAL CLOCK SOURCE

The PWMs will operate regardless of the clock source of the timer. The use of an external clock has ramifications that must be understood. Because the external TCLK12 input is synchronized internally (sampled once per instruction cycle), the time TCLK12 changes to the time the timer increments will vary by as much as 1Tcy (one instruction cycle). This will cause jitter in the duty cycle as well as the period of the PWM output.

This jitter will be  $\pm$ 1TCY, unless the external clock is synchronized with the processor clock. Use of one of the PWM outputs as the clock source to the TCLK12 input, will supply a synchronized clock.

In general, when using an external clock source for PWM, its frequency should be much less than the device frequency (Fosc).

#### 13.1.3.3.1 MAX RESOLUTION/FREQUENCY FOR EXTERNAL CLOCK INPUT

The use of an external clock for the PWM time-base (Timer1 or Timer2) limits the PWM output to a maximum resolution of 8-bits. The PWxDCL<7:6> bits must be kept cleared. Use of any other value will distort the PWM output. All resolutions are supported when internal clock mode is selected. The maximum attainable frequency is also lower. This is a result of the timing requirements of an external clock input for a timer (see the Electrical Specification section). The maximum PWM frequency, when the timers clock source is the RB4/TCLK12 pin, as shown in Table 13-4 (standard resolution mode).

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM1ON	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3	_	CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	PWM3ON	-000 0000	-000 0000
10h, Bank 2	TMR1	Timer1's re	egister							XXXX XXXX	uuuu uuuu
11h, Bank 2	TMR2	Timer2's re	egister							xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	_	_	STKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
14h, Bank 2	PR1	Timer1 per	riod register							XXXX XXXX	uuuu uuuu
15h, Bank 2	PR2	Timer2 per	riod register							XXXX XXXX	uuuu uuuu
10h, Bank 3	PW1DCL	DC1	DC0	—	—	—	_	—	—	xx	uu
11h, Bank 3	PW2DCL	DC1	DC0	TM2PW2	—	—	_	—	—	xx0	uu0
10h, Bank 7	PW3DCL	DC1	DC0	TM2PW3	_	_	_	_	_	xx0	uu0
12h, Bank 3	PW1DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu
13h, Bank 3	PW2DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	XXXX XXXX	uuuu uuuu
11h, Bank 7	PW3DCH	DC9	DC8	DC7	DC6	DC5	DC4	DC3	DC2	xxxx xxxx	uuuu uuuu

# TABLE 13-5: REGISTERS/BITS ASSOCIATED WITH PWM

Legend: x = unknown, u = unchanged, - = unimplemented read as '0', q = value depends on conditions, shaded cells are not used by PWM Module.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

# 13.2 <u>Timer3</u>

Timer3 is a 16-bit timer consisting of the TMR3H and TMR3L registers. TMR3H is the high byte of the timer and TMR3L is the low byte. This timer has an associated 16-bit period register (PR3H/CA1H:PR3L/CA1L). This period register can be software configured to be a another 16-bit capture register.

When the TMR3CS bit (TCON1<2>) is clear, the timer increments every instruction cycle (Fosc/4). When TMR3CS is set, the counter increments on every falling edge of the RB5/TCLK3 pin. In either mode, the TMR3ON bit must be set for the timer/counter to increment. When TMR3ON is clear, the timer will not increment or set flag bit TMR3IF.

Timer3 has two modes of operation, depending on the CA1/PR3 bit (TCON2<3>). These modes are:

- Three capture and one period register mode
- Four capture register mode

The PIC17C75X has up to four 16-bit capture registers that capture the 16-bit value of TMR3 when events are detected on capture pins. There are four capture pins

(RB0/CAP1, RB1/CAP2, RG4/CAP3, and RE3/CAP4), one for each capture register pair. The capture pins are multiplexed with the I/O pins. An event can be:


- A rising edge
- A falling edge
- · Every 4th rising edge
- Every 16th rising edge

Each 16-bit capture register has an interrupt flag associated with it. The flag is set when a capture is made. The capture modules are truly part of the Timer3 block. Figure 13-8 and Figure 13-9 show the block diagrams for the two modes of operation.

# 13.2.1 THREE CAPTURE AND ONE PERIOD REGISTER MODE

In this mode registers PR3H/CA1H and PR3L/CA1L constitute a 16-bit period register. A block diagram is shown in Figure 13-8. The timer increments until it equals the period register and then resets to 0000h on the next timer clock. TMR3 Interrupt Flag bit (TMR3IF) is set at this point. This interrupt can be disabled by clearing the TMR3 Interrupt Enable bit (TMR3IE). TMR3IF must be cleared in software.

### FIGURE 13-8: TIMER3 WITH THREE CAPTURE AND ONE PERIOD REGISTER BLOCK DIAGRAM



This mode (3 Capture, 1 Period) is selected if control bit CA1/PR3 is clear. In this mode, the Capture1 register, consisting of high byte (PR3H/CA1H) and low byte (PR3L/CA1L), is configured as the period control register for TMR3. Capture1 is disabled in this mode, and the corresponding Interrupt bit CA1IF is never set. TMR3 increments until it equals the value in the period register and then resets to 0000h on the next timer clock.

All other Captures are active in this mode.

#### 13.2.1.1 CAPTURE OPERATION

The CAxED1 and CAxED0 bits determine the event on which capture will occur. The possible events are:

- Capture on every falling edge
- Capture on every rising edge
- Capture every 4th rising edge
- Capture every 16th rising edge

When a capture takes place, an interrupt flag is latched into the CAxIF bit. This interrupt can be enabled by setting the corresponding mask bit CAxIE. The Peripheral Interrupt Enable bit (PEIE) must be set and the Global Interrupt Disable bit (GLINTD) must be cleared for the interrupt to be acknowledged. The CAxIF interrupt flag bit is cleared in software.

When the capture prescale select is changed, the prescaler is not reset and an event may be generated. Therefore, the first capture after such a change will be ambiguous. However, it sets the time-base for the next capture. The prescaler is reset upon chip reset.

The capture pin, CAPx, is a multiplexed pin. When used as a port pin, the capture is not disabled. However, the user can simply disable the Capture interrupt by clearing CAxIE. If the CAPx pin is used as an output pin, the user can activate a capture by writing to the port pin. This may be useful during development phase to emulate a capture interrupt. The input on the capture pin CAPx is synchronized internally to internal phase clocks. This imposes certain restrictions on the input waveform (see the Electrical Specification section for timing).

The capture overflow status flag bit is double buffered. The master bit is set if one captured word is already residing in the Capture register (CAxH:CAxL) and another "event" has occurred on the CAPx pin. The new event will not transfer the TMR3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture register, the master overflow bit is transferred to the slave overflow bit (CAxOVF) and then the master bit is reset. The user can then read TCONx to determine the value of CAxOVF.

The recommended sequence to read capture registers and capture overflow flag bits is shown in Example 13-1.


#### 13.2.2 FOUR CAPTURE MODE

This mode is selected by setting bit CA1/PR3. A block diagram is shown in Figure 13-9. In this mode, TMR3 runs without a period register and increments from 0000h to FFFFh and rolls over to 0000h. The TMR3 interrupt Flag (TMR3IF) is set on this rollover. The TMR3IF bit must be cleared in software.

Registers PR3H/CA1H and PR3L/CA1L make a 16-bit capture register (Capture1). It captures events on pin RB0/CAP1. Capture mode is configured by the CA1ED1 and CA1ED0 bits. Capture1 Interrupt Flag bit (CA1IF) is set upon detection of the capture event. The corresponding interrupt mask bit is CA1IE. The Capture1 Overflow Status bit is CA1OVF.

All the captures operate in the same manner. Refer to Section 13.2.1 for the operation of capture.

# FIGURE 13-9: TIMER3 WITH FOUR CAPTURES BLOCK DIAGRAM



#### 13.2.3 READING THE CAPTURE REGISTERS

The Capture overflow status flag bits are double buffered. The master bit is set if one captured word is already residing in the Capture register and another "event" has occurred on the CAPx pin. The new event will not transfer the TMR3 value to the capture register, protecting the previous unread capture value. When the user reads both the high and the low bytes (in any order) of the Capture register, the master overflow bit is transferred to the slave overflow bit (CAxOVF) and then the master bit is reset. The user can then read TCONx to determine the value of CAxOVF. An example of an instruction sequence to read capture registers and capture overflow flag bits is shown in Example 13-1. Depending on the capture source, different registers will need to be read.

### EXAMPLE 13-1: SEQUENCE TO READ CAPTURE REGISTERS

MOVLB 3	; Select Bank 3
MOVPF CA2L, LO_BYTE	; Read Capture2 low byte, store in LO_BYTE
MOVPF CA2H, HI_BYTE	; Read Capture2 high byte, store in HI_BYTE
MOVPF TCON2, STAT_VAL	; Read TCON2 into file STAT_VAL

TABLE 13-0:	REGISTERS ASSOCIATED WITH CAPTURE	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 3	TCON1	CA2ED1	CA2ED0	CA1ED1	CA1ED0	T16	TMR3CS	TMR2CS	TMR1CS	0000 0000	0000 0000
17h, Bank 3	TCON2	CA2OVF	CA10VF	PWM2ON	PWM10N	CA1/PR3	TMR3ON	TMR2ON	TMR10N	0000 0000	0000 0000
16h, Bank 7	TCON3	_	CA4OVF	CA3OVF	CA4ED1	CA4ED0	CA3ED1	CA3ED0	<b>PWM3ON</b>	-000 0000	-000 0000
12h, Bank 2	TMR3L	Holding re	gister for th	e low byte of	the 16-bit TI	MR3 registe	er			xxxx xxxx	uuuu uuuu
13h, Bank 2	TMR3H	Holding re	gister for th	e high byte o	of the 16-bit T	MR3 regis	ter			xxxx xxxx	uuuu uuuu
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	T0CKIE	TOIE	INTE	0000 0000	0000 0000
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
16h, Bank 2	PR3L/CA1L	Timer3 pe	riod registe	r, low byte/ca	apture1 regis	ter, low byte	e			xxxx xxxx	uuuu uuuu
17h, Bank 2	PR3H/CA1H	Timer3 pe	riod registe	r, high byte/c	apture1 regis	ster, high b	yte			XXXX XXXX	uuuu uuuu
14h, Bank 3	CA2L	Capture2	low byte							XXXX XXXX	uuuu uuuu
15h, Bank 3	CA2H	Capture2	high byte							XXXX XXXX	uuuu uuuu
12h, Bank 7	CA3L	Capture3	Capture3 low byte								uuuu uuuu
13h, Bank 7	САЗН	Capture3	Capture3 high byte								uuuu uuuu
14h, Bank 7	CA4L	Capture4	apture4 low byte xxxx xxxx								
15h, Bank 7	CA4H	Capture4	high byte							xxxx xxxx	uuuu uuuu

 $\label{eq:legend: second condition} \mbox{Legend: } \mathbf{x} = \mbox{unknown}, \ \mathbf{u} = \mbox{unchanged}, \ - = \mbox{unimplemented read as '0', } \mathbf{q} \ \mbox{-value depends on condition},$ 

shaded cells are not used by Capture.

TADIE 43 C.

Note 1: Other (non power-up) resets include: external reset through MCLR and WDT Timer Reset.

#### 13.2.4 EXTERNAL CLOCK INPUT FOR TIMER3

When TMR3CS is set, the 16-bit TMR3 increments on the falling edge of clock input TCLK3. The input on the RB5/TCLK3 pin is sampled and synchronized by the internal phase clocks twice every instruction cycle. This causes a delay from the time a falling edge appears on TCLK3 to the time TMR3 is actually incremented. For the external clock input timing requirements, see the Electrical Specification section. Figure 13-10 shows the timing diagram when operating from an external clock.

#### 13.2.5 READING/WRITING TIMER3

Since Timer3 is a 16-bit timer and only 8-bits at a time can be read or written, care should be taken when reading or writing while the timer is running. The best method is to stop the timer, perform any read or write operation, and then restart Timer3 (using the TMR3ON bit). However, if it is necessary to keep Timer3 free-running, care must be taken. For writing to the 16-bit TMR3, Example 13-2 may be used. For reading the 16-bit TMR3, Example 13-3 may be used. Interrupts must be disabled during this routine.


### EXAMPLE 13-2: WRITING TO TMR3

BSF	CPUSTA,	GLINTD	;	Disable interrupts
MOVFP	RAM_L,	TMR3L	;	
MOVFP	RAM_H,	TMR3H	;	
BCF	CPUSTA,	GLINTD	;	Done, enable interrupts

# EXAMPLE 13-3: READING FROM TMR3

MOVPF	TMR3L,	TMPLO	;	read low TMR3
MOVPF	TMR3H,	TMPHI	;	read high TMR3
MOVFP	TMPLO,	WREG	;	tmplo -> wreg
CPFSLT	TMR3L,	WREG	;	TMR3L < wreg?
RETURN			;	no then return
MOVPF	TMR3L,	TMPLO	;	read low TMR3
MOVPF	TMR3H,	TMPHI	;	read high TMR3
RETURN			;	return

#### FIGURE 13-10: TIMER1, TIMER2, AND TIMER3 OPERATION (IN COUNTER MODE) TCLK12 or TCLK3 TMR1, TMR2, or TMR3 34h 35h A8h A9h 00h PR1, PR2, or PR3H:PR3L 'A9h' 'A9h' WR\_TMR RD\_TMR TMRxIF MOVFP TMRx,W Instruction { MOVWF MOVEP TMRx TMRx,W executed Read TMRx Write to TMRx Read TMRx Note 1: TCLK12 is sampled in Q2 and Q4. 2: $\downarrow$ indicates a sampling point. 3: The latency from $TCLK12 \downarrow$ to timer increment is between 2Tosc and 6Tosc.



# FIGURE 13-11: TIMER1, TIMER2, AND TIMER3 OPERATION (IN TIMER MODE)

# **PIC17C75X**

NOTES:

# 14.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULES

Each USART module is a serial I/O module. There are two USART modules that are available on the PIC17C75X. They are specified as USART1 and USART2. The description of the operation of these modules is generic in regard to the register names and pin names used. Table 14-1 shows the generic names that are used in the description of operation and the actual names for both USART1 and USART2. Since the control bits in each register have the same function, their names are the same (there is no need to differentiate).

The Transmit Status And Control Register (TXSTA) is shown in Figure 14-1, while the Receive Status And Control Register (RCSTA) is shown in Figure 14-2.

# TABLE 14-1: USART MODULE GENERIC NAMES

Generic name	USART1 name	USART2 name							
Registers									
RCSTA	RCSTA1	RCSTA2							
TXSTA	TXSTA1	TXSTA2							
SPBRG	SPBRG1	SPBRG2							
RCREG	RCREG1	RCREG2							
TXREG	TXREG1	TXREG2							
Interrupt Control Bits									
RCIE	RC1IE	RC2IE							
RCIF	RC1IF	RC2IF							
TXIE	TX1IE	TX2IE							
TXIF	TX1IF	TX2IF							
	Pins								
RX/DT	RA4/RX1/DT1	RG6/RX2/DT2							
TX/CK	RA5/TX1/CK1	RG7/TX2/CK2							

# FIGURE 14-1: TXSTA1 REGISTER (ADDRESS: 15h, BANK 0) TXSTA2 REGISTER (ADDRESS: 15h, BANK 4)

CSRC									
bit7	bit0 W = Writable bit -n = Value at POR reset (x = unknown)								
bit 7:	CSRC: Clock Source Select bit Synchronous mode: 1 = Master Mode (Clock generated internally from BRG) 0 = Slave mode (Clock from external source) Asynchronous mode: Don't care								
bit 6:	<b>TX9</b> : 9-bit Transmit Select bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission								
bit 5:	<b>TXEN</b> : Transmit Enable bit 1 = Transmit enabled 0 = Transmit disabled SREN/CREN overrides TXEN in SYNC mode								
bit 4:	SYNC: USART Mode Select bit (Synchronous/Asynchronous) 1 = Synchronous mode 0 = Asynchronous mode								
bit 3-2:	Unimplemented: Read as '0'								
bit 1:	<b>TRMT</b> : Transmit Shift Register (TSR) Empty bit 1 = TSR empty 0 = TSR full								
bit 0:	<b>TX9D</b> : 9th bit of transmit data (can be used to calculated the parity in software)								

The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT terminals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc. The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous Master (half duplex)
- Synchronous Slave (half duplex)

The SPEN (RCSTA<7>) bit has to be set in order to configure the I/O pins as the Serial Communication Interface.


The USART module will control the direction of the RX/DT and TX/CK pins, depending on the states of the USART configuration bits in the RCSTA and TXSTA registers. The bits that control I/O direction are:

- SPEN
- TXEN
- SREN
- CRENCSRC


# FIGURE 14-2: RCSTA1 REGISTER (ADDRESS: 13h, BANK 0) RCSTA2 REGISTER (ADDRESS: 13h, BANK 4)

<u>R/W - 0</u>			10/00 - 0	U - 0	R - 0	<u>R-0</u>	<u>R - x</u>	Γ	
SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	R = Readable bit	
bit7							bit 0	W = Writable bit -n = Value at POR reset	
								(x = unknown)	
bit 7:	SPEN: Serial Port Enable bit								
	1 = Configures TX/CK and RX/DT pins as serial port pins								
	0 = Serial port disabled								
bit 6:	RX9: 9-bit Receive Select bit								
	1 = Selects 9-bit reception 0 = Selects 8-bit reception								
bit 5:									
DIL 5.	<b>SREN</b> : Single Receive Enable bit This bit enables the reception of a single byte. After receiving the byte, this bit is automatically cleared.								
	Synchronous mode:								
	1 = Enable reception								
	0 = Disable reception								
	Note: This bit is ignored in synchronous slave reception.								
	<u>Asynchronous mode:</u> Don't care								
bit 4:	CREN: Continuous Receive Enable bit								
	This bit enables the continuous reception of serial data.								
	Asynchronous mode:								
	1 = Enable continuous reception								
	0 = Disables continuous reception								
		ous mode							
	<ul> <li>1 = Enables continuous reception until CREN is cleared (CREN overrides SREN)</li> <li>0 = Disables continuous reception</li> </ul>								
bit 3:			•						
	Unimplemented: Read as '0'								
bit 2:	FERR: Framing Error bit 1 = Framing error (Updated by reading RCREG)								
	0 = No framing error								
bit 1:	OERR: Overrun Error bit								
~			ed by cleari	ng CREN	)				
		errun erro		J	,				
	<b>RX9D</b> : 9th bit of receive data (can be the software calculated parity bit)								

#### FIGURE 14-3: USART TRANSMIT







## 14.1 USART Baud Rate Generator (BRG)

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. Table 14-2 shows the formula for computation of the baud rate for different USART modes. These only apply when the USART is in synchronous master mode (internal clock) and asynchronous mode.

Given the desired baud rate and Fosc, the nearest integer value between 0 and 255 can be calculated using the formula below. The error in baud rate can then be determined.

## TABLE 14-2:BAUD RATE FORMULA

SYNC	Mode	Baud Rate
0	Asynchronous	Fosc/(64(X+1))
1	Synchronous	Fosc/(4(X+1))

X = value in SPBRG (0 to 255)

Example 14-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 SYNC = 0

## EXAMPLE 14-1: CALCULATING BAUD RATE ERROR

9600 = 1600000 / (64 (X + 1))X = 25.042 = 25 Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

Error = (Calculated Baud Rate - Desired Baud Rate) Desired Baud Rate

= (9615 - 9600) / 9600

= 0.16%

Writing a new value to the SPBRG, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

## TABLE 14-3: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

	Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
-	13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
USART	15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
INS	17h, Bank 0	SPBRG1	Baud rate	generato	r register						xxxx xxxx	uuuu uuuu
2	13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
USART2	15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
n	17h, Bank 4	SPBRG2	Baud rate	generato	r register		xxxx xxxx	uuuu uuuu				

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used by the Baud Rate Generator.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

# **PIC17C75X**

BAUD RATE	FOSC = 3	3 MHz	SPBRG value	FOSC = 25 MHz		SPBRG value			SPBRG value	FOSC = 16 MHz		SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	—	_	NA		_	NA	_	_	NA	—	_
1.2	NA	—	—	NA	_	—	NA	—	—	NA	—	_
2.4	NA	_	—	NA	_	_	NA	_	_	NA	_	_
9.6	NA	_	_	NA	_	_	NA	_	_	NA	_	_
19.2	NA	_	—	NA	_	_	19.53	+1.73	255	19.23	+0.16	207
76.8	77.10	+0.39	106	77.16	+0.47	80	76.92	+0.16	64	76.92	+0.16	51
96	95.93	-0.07	85	96.15	+0.16	64	96.15	+0.16	51	95.24	-0.79	41
300	294.64	-1.79	27	297.62	-0.79	20	294.1	-1.96	16	307.69	+2.56	12
500	485.29	-2.94	16	480.77	-3.85	12	500	0	9	500	0	7
HIGH	8250	_	0	6250	_	0	5000	_	0	4000	_	0
LOW	32.22	_	255	24.41	_	255	19.53	_	255	15.625	_	255

## TABLE 14-4: BAUD RATES FOR SYNCHRONOUS MODE

BAUD	BAUD RATE FOSC = 10 MHz SPBRG value				) MHz	SPBRG value	Fosc = 5.068	3 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	NA	_	_
1.2	NA	_	—	NA	—	—	NA	_	—
2.4	NA	_	_	NA	_	_	NA	_	_
9.6	9.766	+1.73	255	9.622	+0.23	185	9.6	0	131
19.2	19.23	+0.16	129	19.24	+0.23	92	19.2	0	65
76.8	75.76	-1.36	32	77.82	+1.32	22	79.2	+3.13	15
96	96.15	+0.16	25	94.20	-1.88	18	97.48	+1.54	12
300	312.5	+4.17	7	298.3	-0.57	5	316.8	+5.60	3
500	500	0	4	NA	_	_	NA	_	_
HIGH	2500	_	0	1789.8	_	0	1267	_	0
LOW	9.766	—	255	6.991	—	255	4.950	—	255
	Fosc = 3.579 MHz SPBRG								
BAUD	Fosc = 3.579	MHz	SPBRG	Fosc = 1 MH	Z	SPBRG	Fosc = 32.76	8 kHz	SPBRG
BAUD RATE (K)	Fosc = 3.579 KBAUD	MHz %ERROR	SPBRG value (decimal)	Fosc = 1 MH KBAUD	z %ERROR	SPBRG value (decimal)	Fosc = 32.76 KBAUD	68 kHz %ERROR	SPBRG value (decimal)
RATE			value			value			value
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
RATE (K) 0.3	KBAUD	%ERROR	value (decimal)	KBAUD NA	%ERROR	value (decimal)	KBAUD 0.303	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2	KBAUD NA NA	%ERROR	value (decimal)	KBAUD NA 1.202	%ERROR 	value (decimal) — 207	KBAUD 0.303 1.170	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4	KBAUD NA NA NA	%ERROR 	value (decimal) — —	KBAUD NA 1.202 2.404	%ERROR  +0.16 +0.16	value (decimal) — 207 103	KBAUD 0.303 1.170 NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6	KBAUD NA NA NA 9.622	%ERROR — — — +0.23	value (decimal) — — — 92	KBAUD NA 1.202 2.404 9.615	%ERROR +0.16 +0.16 +0.16	value (decimal) — 207 103 25	KBAUD 0.303 1.170 NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2	KBAUD NA NA 9.622 19.04	%ERROR — — +0.23 -0.83	value (decimal) — — 92 46	KBAUD NA 1.202 2.404 9.615 19.24	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8	KBAUD NA NA 9.622 19.04 74.57	%ERROR — — +0.23 -0.83 -2.90	value (decimal) — — — 92 46 11	KBAUD NA 1.202 2.404 9.615 19.24 83.34	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96	KBAUD NA NA 9.622 19.04 74.57 99.43	%ERROR — +0.23 -0.83 -2.90 _3.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA	%ERROR +1.14	value (decimal) 26
RATE (K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	KBAUD NA NA 9.622 19.04 74.57 99.43 298.3	%ERROR — +0.23 -0.83 -2.90 _3.57 -0.57	value (decimal) — — 92 46 11 8	KBAUD NA 1.202 2.404 9.615 19.24 83.34 NA NA	%ERROR +0.16 +0.16 +0.16 +0.16	value (decimal) — 207 103 25 12	KBAUD 0.303 1.170 NA NA NA NA NA NA	%ERROR +1.14	value (decimal) 26

BAUD	Fosc = 3	3 MHz	SPBRG	Fosc = 2	OSC = 25 MHz		SPBRG FOSC = 20 MHz			Fosc = 1	6 MHz	SPBRG
RATE (K)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
0.3	NA	_		NA	_		NA	_	_	NA	_	
1.2	NA	_	_	NA	_	_	1.221	+1.73	255	1.202	+0.16	207
2.4	2.398	-0.07	214	2.396	0.14	162	2.404	+0.16	129	2.404	+0.16	103
9.6	9.548	-0.54	53	9.53	-0.76	40	9.469	-1.36	32	9.615	+0.16	25
19.2	19.09	-0.54	26	19.53	+1.73	19	19.53	+1.73	15	19.23	+0.16	12
76.8	73.66	-4.09	6	78.13	+1.73	4	78.13	+1.73	3	83.33	+8.51	2
96	103.12	+7.42	4	97.65	+1.73	3	104.2	+8.51	2	NA	_	—
300	257.81	-14.06	1	390.63	+30.21	0	312.5	+4.17	0	NA	_	_
500	515.62	+3.13	0	NA	_	_	NA	_	_	NA	_	_
HIGH	515.62	—	0	—	—	0	312.5	—	0	250	—	0
LOW	2.014	—	255	1.53	—	255	1.221	—	255	0.977	—	255

## TABLE 14-5: BAUD RATES FOR ASYNCHRONOUS MODE

BAUD RATE	Fosc = 10 MH	łz	SPBRG value	FOSC = 7.159	) MHz	SPBRG value	FOSC = 5.068	8 MHz	SPBRG value
(K)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)	KBAUD	%ERROR	(decimal)
0.3	NA	_	_	NA	_	_	0.31	+3.13	255
1.2	1.202	+0.16	129	1.203	_0.23	92	1.2	0	65
2.4	2.404	+0.16	64	2.380	-0.83	46	2.4	0	32
9.6	9.766	+1.73	15	9.322	-2.90	11	9.9	-3.13	7
19.2	19.53	+1.73	7	18.64	-2.90	5	19.8	+3.13	3
76.8	78.13	+1.73	1	NA	_	_	79.2	+3.13	0
96	NA	_	_	NA	_	_	NA	_	_
300	NA	_	—	NA	—	—	NA	_	_
500	NA	_	_	NA	_	_	NA	_	_
HIGH	156.3	_	0	111.9	_	0	79.2	_	0
LOW	0.610	—	255	0.437	—	255	0.309	—	2 <b>55</b>
BAUD	Fosc = 3.579	SPBRG			Z		Fosc = 32.76	8 kHz	
I						SPBRG		0 10 12	SPBRG
RATE (K)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)	KBAUD	%ERROR	SPBRG value (decimal)
	KBAUD 0.301	%ERROR +0.23	value			value			value
(K)	-		value (decimal)	KBAUD	%ERROR	value (decimal)	KBAUD	%ERROR	value (decimal)
(K) 0.3	0.301	+0.23	value (decimal) 185	KBAUD 0.300	%ERROR +0.16	value (decimal) 51	KBAUD 0.256	%ERROR	value (decimal)
(K) 0.3 1.2	0.301 1.190	+0.23 -0.83	value (decimal) 185 46	KBAUD 0.300 1.202	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA	%ERROR	value (decimal)
(K) 0.3 1.2 2.4	0.301 1.190 2.432	+0.23 -0.83 +1.32	value (decimal) 185 46 22	KBAUD 0.300 1.202 2.232	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA	%ERROR	value (decimal)
(К) 0.3 1.2 2.4 9.6	0.301 1.190 2.432 9.322	+0.23 -0.83 +1.32 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA	%ERROR	value (decimal)
(K) 0.3 1.2 2.4 9.6 19.2	0.301 1.190 2.432 9.322 18.64	+0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA	%ERROR	value (decimal)
(K) 0.3 1.2 2.4 9.6 19.2 76.8	0.301 1.190 2.432 9.322 18.64 NA	+0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA	%ERROR	value (decimal)
(K) 0.3 1.2 2.4 9.6 19.2 76.8 96	0.301 1.190 2.432 9.322 18.64 NA NA	+0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA NA	%ERROR	value (decimal)
(K) 0.3 1.2 2.4 9.6 19.2 76.8 96 300	0.301 1.190 2.432 9.322 18.64 NA NA NA	+0.23 -0.83 +1.32 -2.90 -2.90	value (decimal) 185 46 22 5	KBAUD 0.300 1.202 2.232 NA NA NA NA NA	%ERROR +0.16 +0.16	value (decimal) 51 12	KBAUD 0.256 NA NA NA NA NA NA NA	%ERROR	value (decimal)

## 14.2 USART Asynchronous Mode

In this mode, the USART uses standard nonreturn-to-zero (NRZ) format (one start bit, eight or nine data bits, and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock x64 of the bit shift rate. Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

The asynchronous mode is selected by clearing the SYNC bit (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 14.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 14-3. The heart of the transmitter is the transmit shift register (TSR). The shift register obtains its data from the read/write transmit buffer (TXREG). TXREG is loaded with data in software. The TSR is not loaded until the stop bit has been transmitted from the previous load. As soon as the stop bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), the TXREG is empty and an interrupt bit, TXIF, is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set regardless of TXIE and cannot be reset in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of the TXREG, the TRMT (TXSTA<1>) bit shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty.

Note:	The TSR is not mapped in data memory,
	so it is not available to the user.

Transmission enabled is by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 14-5). The transmission can also be started by first loading TXREG and then setting TXEN. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to TSR resulting in an empty TXREG. A back-to-back transfer is thus possible (Figure 14-6). Clearing TXEN during a transmission will cause the transmission to be aborted. This will reset the transmitter and the TX/CK pin will revert to hi-impedance.


In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit value should be written to TX9D (TXSTA<0>). The ninth bit value must be written before writing the 8-bit data to the TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty).

Steps to follow when setting up an Asynchronous Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Load data to the TXREG register.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN (starts transmission).


Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the opposite order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.



## FIGURE 14-5: ASYNCHRONOUS MASTER TRANSMISSION

#### FIGURE 14-6: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



### TABLE 14-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG1	Serial port	transmit re	egister (US	SART1)					xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register (U	SART1)					xxxx xxxx	uuuu uuuu
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	Serial port	transmit re	egister (US	SART2)					xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	register (U	SART2)				•	xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

#### 14.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 14-4. The data comes in the RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at 16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the stop bit, the received data in the RSR is transferred to the RCREG (if it is empty). If the transfer is complete, the interrupt bit, RCIF, is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE bit. RCIF is a read only bit which is cleared by the hardware. It is cleared when RCREG has been read and is empty. RCREG is a double buffered register; (i.e. it is a two deep FIFO). It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR. On detection of the stop bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software which is done by resetting the receive logic (CREN is set). If the OERR bit is set, transfers from the RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The framing error bit FERR (RCSTA<2>) is set if a stop bit is not detected.

Note: The FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received Received data. Therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

#### 14.2.3 SAMPLING

The data on the RX/DT pin is sampled three times by a majority detect circuit to determine if a high or a low level is present at the RX/DT pin. The sampling is done on the seventh, eighth and ninth falling edges of a x16 clock (Figure 14-7).

The x16 clock is a free running clock, and the three sample points occur at a frequency of every 16 falling edges.


RX	Start bit	Bit0
(RX/DT pin) baud CLK _	Baud CLK for all but start bit	
		_
x16 CLK _	1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 1	2 3
	<b>† † †</b>	
	Samples	

#### FIGURE 14-7: RX PIN SAMPLING SCHEME

Steps to follow when setting up an Asynchronous Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate.
- 2. Enable the asynchronous serial port by clearing the SYNC bit and setting the SPEN bit.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. Enable the reception by setting the CREN bit.
- 6. The RCIF bit will be set when reception completes and an interrupt will be generated if the RCIE bit was set.

- 7. Read RCSTA to get the ninth bit (if enabled) and FERR bit to determine if any error occurred during reception.
- 8. Read RCREG for the 8-bit received data.
- 9. If an overrun error occurred, clear the error by clearing the OERR bit.
- Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	<b>TMR3IE</b>	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	register						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for asynchronous reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

## 14.3 USART Synchronous Master Mode

In Master Synchronous mode, the data is transmitted in a half-duplex manner; i.e. transmission and reception do not occur at the same time: when transmitting data, the reception is inhibited and vice versa. The synchronous mode is entered by setting the SYNC (TXSTA<4>) bit. In addition, the SPEN (RCSTA<7>) bit is set in order to configure the I/O pins to CK (clock) and DT (data) lines respectively. The Master mode indicates that the processor transmits the master clock on the CK line. The Master mode is entered by setting the CSRC (TXSTA<7>) bit.

#### 14.3.1 USART SYNCHRONOUS MASTER TRANSMISSION

The USART transmitter block diagram is shown in Figure 14-3. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer TXREG. TXREG is loaded with data in software. The TSR is not loaded until the last bit has been transmitted from the previous load. As soon as the last bit is transmitted, the TSR is loaded with new data from TXREG (if available). Once TXREG transfers the data to the TSR (occurs in one TCY at the end of the current BRG cycle), TXREG is empty and the TXIF bit is set. This interrupt can be enabled/disabled by setting/clearing the TXIE bit. TXIF will be set regardless of the state of bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into TXREG. While TXIF indicates the status of TXREG, TRMT (TXSTA<1>) shows the status of the TSR. TRMT is a read only bit which is set when the TSR is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR is empty. The TSR is not mapped in data memory, so it is not available to the user.

Transmission is enabled by setting the TXEN (TXSTA<5>) bit. The actual transmission will not occur until TXREG has been loaded with data. The first data bit will be shifted out on the next available rising edge of the clock on the TX/CK pin. Data out is stable around the falling edge of the synchronous clock (Figure 14-10). The transmission can also be started by first loading TXREG and then setting TXEN. This is advantageous when slow baud rates are selected, since BRG is kept in RESET when the TXEN, CREN, and SREN bits are clear. Setting the TXEN bit will start the BRG, creating a shift clock immediately. Normally when transmission is first started, the TSR is empty, so a transfer to TXREG will result in an immediate transfer to the TSR, resulting in an empty TXREG. Back-to-back transfers are possible.

Clearing TXEN during a transmission will cause the transmission to be aborted and will reset the transmitter. The RX/DT and TX/CK pins will revert to hi-impedance. If either CREN or SREN are set during a transmission, the transmission is aborted and the RX/DT pin reverts to a hi-impedance state (for a recep-

tion). The TX/CK pin will remain an output if the CSRC bit is set (internal clock). The transmitter logic is not reset, although it is disconnected from the pins. In order to reset the transmitter, the user has to clear the TXEN bit. If the SREN bit is set (to interrupt an ongoing transmission and receive a single word), then after the single word is received, SREN will be cleared and the serial port will revert back to transmitting, since the TXEN bit is still set. The DT line will immediately switch from hi-impedance receive mode to transmit and start driving. To avoid this, TXEN should be cleared.

In order to select 9-bit transmission, the TX9 (TXSTA<6>) bit should be set and the ninth bit should be written to TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to TXREG. This is because a data write to TXREG can result in an immediate transfer of the data to the TSR (if the TSR is empty). If the TSR was empty and TXREG was written before writing the "new" TX9D, the "present" value of TX9D is loaded.

Steps to follow when setting up a Synchronous Master Transmission:

- 1. Initialize the SPBRG register for the appropriate baud rate (see Baud Rate Generator Section for details).
- 2. Enable the synchronous master serial port by setting the SYNC, SPEN, and CSRC bits.
- 3. Ensure that the CREN and SREN bits are clear (these bits override transmission when set).
- 4. If interrupts are desired, then set the TXIE bit (the GLINTD bit must be clear and the PEIE bit must be set).
- 5. If 9-bit transmission is desired, then set the TX9 bit.
- 6. Start transmission by loading data to the TXREG register.
- 7. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 8. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the reverse order.

Note: To terminate a transmission, either clear the SPEN bit, or the TXEN bit. This will reset the transmit logic, so that it will be in the proper state when transmit is re-enabled.


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 1	PIR1	RBIF	<b>TMR3IF</b>	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 0	TXREG1	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_		TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	_	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	_	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	xxxx xxxx	uuuu uuuu							

TABLE 14-8: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER TRANSMISSION


Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

#### FIGURE 14-9: SYNCHRONOUS TRANSMISSION



## FIGURE 14-10: SYNCHRONOUS TRANSMISSION (THROUGH TXEN)




#### 14.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once synchronous mode is selected, reception is enabled by setting either the SREN (RCSTA<5>) bit or the CREN (RCSTA<4>) bit. Data is sampled on the RX/DT pin on the falling edge of the clock. If SREN is set, then only a single word is received. If CREN is set, the reception is continuous until CREN is reset. If both bits are set, then CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to RCREG (if it is empty). If the transfer is complete, the interrupt bit RCIF is set. The actual interrupt can be enabled/disabled by setting/clearing the RCIE bit. RCIF is a read only bit which is RESET by the hardware. In this case it is reset when RCREG has been read and is empty. RCREG is a double buffered register; i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR. On the clocking of the last bit of the third byte, if RCREG is still full, then the overrun error bit OERR (RCSTA<1>) is set. The word in the RSR will be lost. RCREG can be read twice to retrieve the two bytes in the FIFO. The OERR bit has to be cleared in software. This is done by clearing the CREN bit. If OERR is set, transfers from RSR to RCREG are inhibited, so it is essential to clear the OERR bit if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will allow the RX9D and FERR bits to be loaded with values for the next received data; therefore, it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

Steps to follow when setting up a Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate. See Section 14.1 for details.
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. If interrupts are desired, then set the RCIE bit.
- 4. If 9-bit reception is desired, then set the RX9 bit.
- 5. If a single reception is required, set bit SREN. For continuous reception set bit CREN.
- 6. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 7. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 8. Read the 8-bit received data by reading RCREG.
- 9. If any error occurred, clear the error by clearing CREN.

Note: To terminate a reception, either clear the SREN and CREN bits, or the SPEN bit. This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.



## FIGURE 14-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	_		TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	_	_	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2 Baud rate generator register										uuuu uuuu

TABLE 14-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous master reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

## 14.4 USART Synchronous Slave Mode

The synchronous slave mode differs from the master mode in the fact that the shift clock is supplied externally at the TX/CK pin (instead of being supplied internally in the master mode). This allows the device to transfer or receive data in the SLEEP mode. The slave mode is entered by clearing the CSRC (TXSTA<7>) bit.

#### 14.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the sync master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to TXREG and then the SLEEP instruction executes, the following will occur. The first word will immediately transfer to the TSR and will transmit as the shift clock is supplied. The second word will remain in TXREG. TXIF will not be set. When the first word has been shifted out of TSR, TXREG will transfer the second word to the TSR and the TXIF flag will now be set. If TXIE is enabled, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, then the program will branch to interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Transmission:

- 1. Enable the synchronous slave serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. Clear the CREN bit.
- 3. If interrupts are desired, then set the TXIE bit.
- 4. If 9-bit transmission is desired, then set the TX9 bit.
- 5. Start transmission by loading data to TXREG.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in TX9D.
- 7. Enable the transmission by setting TXEN.

Writing the transmit data to the TXREG, then enabling the transmit (setting TXEN) allows transmission to start sooner than doing these two events in the reverse order.

Note:	the S	SPEN bi	t, or the	e TXEN	, either clo bit. This at it will be	will
		proper nabled.	state	when	transmit	is

## 14.4.2 USART SYNCHRONOUS SLAVE RECEPTION

Operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode. Also, SREN is a don't care in slave mode.

If receive is enabled (CREN) prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR will transfer the data to RCREG (setting RCIF) and if the RCIE bit is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0020h).

Steps to follow when setting up a Synchronous Slave Reception:

- 1. Enable the synchronous master serial port by setting the SYNC and SPEN bits and clearing the CSRC bit.
- 2. If interrupts are desired, then set the RCIE bit.
- 3. If 9-bit reception is desired, then set the RX9 bit.
- 4. To enable reception, set the CREN bit.
- 5. The RCIF bit will be set when reception is complete and an interrupt will be generated if the RCIE bit was set.
- 6. Read RCSTA to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 7. Read the 8-bit received data by reading RCREG.
- 8. If any error occurred, clear the error by clearing the CREN bit.

Note: To abort reception, either clear the SPEN bit, the SREN bit (when in single receive mode), or the CREN bit (when in continuous receive mode). This will reset the receive logic, so that it will be in the proper state when receive is re-enabled.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank 1	PIR1	RBIF	<b>TMR3IF</b>	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank 1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank 0	RCSTA1	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00u
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—		TRMT	TX9D	00001x	00001u
16h, Bank 0	TXREG1	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
17h, Bank 0	SPBRG1	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
16h, Bank 4	TXREG2	TX7	TX6	TX5	TX4	TX3	TX2	TX1	TX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 4 SPBRG2 Baud rate generator register										xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave transmission.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
16h, Bank1	PIR1	RBIF	TMR3IF	TMR2IF	TMR1IF	CA2IF	CA1IF	TX1IF	RC1IF	0000 0010	0000 0010
17h, Bank1	PIE1	RBIE	TMR3IE	TMR2IE	TMR1IE	CA2IE	CA1IE	TX1IE	RC1IE	0000 0000	0000 0000
13h, Bank0	RCSTA1	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank0	RCREG1	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 0	TXSTA1	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 0	SPBRG1	Baud rate	generator	register						xxxx xxxx	uuuu uuuu
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
13h, Bank 4	RCSTA2	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00u
14h, Bank 4	RCREG2	RX7	RX6	RX5	RX4	RX3	RX2	RX1	RX0	xxxx xxxx	uuuu uuuu
15h, Bank 4	TXSTA2	CSRC	TX9	TXEN	SYNC	—	—	TRMT	TX9D	00001x	00001u
17h, Bank 4	SPBRG2	Baud rate	generator	xxxx xxxx	uuuu uuuu						

Legend: x = unknown, u = unchanged, - = unimplemented read as a '0', shaded cells are not used for synchronous slave reception.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

## 15.0 SYNCHRONOUS SERIAL PORT (SSP) MODULE


The Synchronous Serial Port (SSP) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D converters, etc. The SSP module can operate in one of two modes:

- Serial Peripheral Interface (SPI)
- Inter-Integrated Circuit (I<sup>2</sup>C)


Refer to Application Note AN578, "Use of the SSP Module in the  $I^2C$  Multi-Master Environment."

Figure 15-1, Figure 15-2, and Figure 15-3 show the block diagrams for the three different modes of operation.






## FIGURE 15-2: I<sup>2</sup>C SLAVE MODE BLOCK DIAGRAM



#### FIGURE 15-3: I<sup>2</sup>C MASTER MODE BLOCK DIAGRAM



## FIGURE 15-4: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 13h, BANK 6)

R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0								
SMP	CKE	D/Ā	P	S	R/W	UA	BF	R = Readable bit							
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset							
bit 7:	<u>SPI Mas</u>	<b>SMP:</b> SPI data input sample phase <u>SPI Master Mode</u> 1 = Input data sampled at end of data output time													
	<ul> <li>1 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at middle of data output time</li> <li><u>SPI Slave Mode</u></li> <li>SMP must be cleared when SPI is used in slave mode</li> <li>In I<sup>2</sup>C master or slave mode:</li> <li>1 = Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)</li> <li>0 = Slew rate control enabled for high speed mode (400 kHz)</li> </ul>														
bit 6:	$\frac{CKP = 0}{1 = Data}$ $0 = Data$ $\frac{CKP = 1}{1 = Data}$	<b>CKE</b> : SPI Clock Edge Select (Figure 15-8, Figure 15-11, and Figure 15-12) $\frac{CKP = 0}{1 = \text{Data transmitted on rising edge of SCK}}$ $0 = \text{Data transmitted on falling edge of SCK}$ $\frac{CKP = 1}{1 = \text{Data transmitted on falling edge of SCK}}$ $0 = \text{Data transmitted on falling edge of SCK}$													
bit 5:	1 = Indic	0 = Data transmitted on rising edge of SCK <b>D</b> /A: Data/Address bit (I <sup>2</sup> C slave mode only) 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address													
bit 4:	1 = Indic	ates that		t has been	cleared wher detected las			abled, SSPEN is cleared) T)							
bit 3:	1 = Indic	ates that		t has been	cleared wher detected las			abled, SSPEN is cleared) T)							
bit 2:	This bit address In $l^2C$ sla 1 = Read 0 = Write In $l^2C$ m 1 = Trans	holds th match to ave mod d aster mod smit is ir smit is r	ne R/W bit o the next le: ode: n progress	informatio start bit, st	op bit, or ACI	₹bit.		This bit is only valid from the KE will indicate if the SSP is in							
bit 1:	1 = Indic	ates that	t the user		mode only) pdate the ada ated	dress in the	e SSPADD re	egister							
bit 0:	BF: Buff	er Full S	tatus bit												
	1 = Rece 0 = Rece	eive com eive not	complete,	<u>es)</u> PBUF is ful SSPBUF is											
	1 = Data	Transm			ot include AC										

## FIGURE 15-5: SSPCON1: SYNC SERIAL PORT CONTROL REGISTER1 (ADDRESS 11h, BANK 6)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	r
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0'
			_					- n =Value at POR reset
bit 7:	WCOL: W		n Detect	bit				
	Master Mo			istor was	ottomotod	while the	2C conditio	ns were not valid for a
		ission to b	-	ister was a	allempleu	while the		his were not valid for a
	0 = No col		s starteu					
	Slave Moc							
			ister is w	ritten while	it is still tr	ansmitting	the previou	us word
	(must	be cleared	in softwa	re)		-	-	
	0 = No col	lision						
bit 6:	SSPOV: R	eceive Ov	erflow Ind	icator bit				
	In SPI mo	de						
			eived wh	ile the SSF	BUF reai	ster is still	holding the	previous data. In case of over
								mode. The user must read the
								master mode the overflow bit is
	not se	t since eac	h new red	eption (an	d transmis	ssion) is in	itiated by w	riting to the SSPBUF register.
	0 = No ove	erflow						
	In I <sup>2</sup> C mod	de						
								evious byte. SSPOV is a "don
			mode. SS	POV must	be cleare	d in softwa	are in either	mode.
	0 = No over	erflow						
oit 5:	SSPEN: S	ynchronou	s Serial F	ort Enable	bit			
	In SPI mo	<u>de</u>						
	1 = Enable	es serial po	rt and co	nfigures S	CK, SDO,	and SDI a	s serial por	t pins
	0 = Disabl	es serial p	ort and co	onfigures th	nese pins a	as I/O port	pins	
	In I <sup>2</sup> C mod	<u>de</u>						
								ial port pins
	0 = Disabl	es serial p	ort and co	onfigures th	nese pins a	as I/O port	pins	
	Note: In b	ooth modes	s, when ei	nabled, the	ese pins m	ust be pro	perly config	ured as input or output.
bit 4:	CKP: Cloc	k Polarity	Select bit					
	In SPI mo	de						
		ate for cloc	-					
	0 = Idle sta		k is a low	level				
	In I <sup>2</sup> C slav							
	SCK relea							
	0 = Holds		clock stre	tch) (Lised	to ensure	data setu	n time)	
	In I <sup>2</sup> C mas							
	Unused in							
bit 3-0:	SSPM3:S	SPM0: Svr	chronous	Serial Po	t Mode Se	elect bits		
		PI master n						
	0001 = SF	PI master n	node, cloo	k = Fosc/	16			
		PI master n						
		PI master n			•			
		PI slave mo						n he weed at 1/0 m
					i. SS pin c	ontrol disa	ibled. SS ca	n be used as I/O pin
		C slave mo C slave mo						
		C master r			/ (4 * (555			
						,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		
	1xx1 = Re	served						

## FIGURE 15-6: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

R/W-0	
GCEN bit7	ACKSTAT ACKDT ACKEN RCEN PEN RSEN SEN R = Readable bit bit0 W = Writable bit
~	U = Unimplemented bit, Read as '0'
bit 7:	GCEN: General Call Enable bit (In I <sup>2</sup> C slave mode only)
DIC 7.	1 = Enable interrupt when a general call address is received in the SSPSR. 0 = General call address disabled.
bit 6:	ACKSTAT: Acknowledge Status bit (In I <sup>2</sup> C master mode only) In master transmit mode: 1 = Acknowledge was not received from slave 0 = Acknowledge was received from slave
bit 5:	ACKDT: Acknowledge Data bit (In I <sup>2</sup> C master mode only) In master receive mode: Value that will be transmitted when the user initiates an Acknowledge sequence at the end of a receive 1 = Not Acknowledge 0 = Acknowledge
bit 4:	<ul> <li>ACKEN: Acknowledge Sequence Enable bit (In I<sup>2</sup>C master mode only).</li> <li>In master receive mode:</li> <li>1 = Initiate Acknowledge sequence on SDA and SCL pins, and transmit AKD data bit. Automatical cleared by hardware.</li> <li>0 = Acknowledge sequence idle</li> </ul>
	<b>Note:</b> If the I <sup>2</sup> C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBL may not be written (or writes to the SSPBUF are disabled).
bit 3:	<b>RCEN</b> : Receive Enable bit (In I <sup>2</sup> C master mode only). 1 = Enables Receive mode for I <sup>2</sup> C 0 = Receive idle
	<b>Note:</b> If the I <sup>2</sup> C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBL may not be written (or writes to the SSPBUF are disabled).
bit 2:	<ul> <li>PEN: Stop Condition Enable bit (In I<sup>2</sup>C master mode only).</li> <li>SCK release control</li> <li>1 = Initiate Stop condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Stop condition idle</li> </ul>
	Note: If the I <sup>2</sup> C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBL may not be written (or writes to the SSPBUF are disabled).
bit 1:	<b>RSEN</b> : Restart Condition Enabled bit (In I <sup>2</sup> C master mode only) 1 = Initiate Restart condition on SDA and SCL pins. Automatically cleared by hardware. 0 = Restart condition idle.
	<b>Note:</b> If the I <sup>2</sup> C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBL may not be written (or writes to the SSPBUF are disabled)
bit 0:	<ul> <li>Start Condition Enabled bit (In I<sup>2</sup>C master mode only)</li> <li>1 = Initiate Start condition on SDA and SCL pins. Automatically cleared by hardware.</li> <li>0 = Start condition idle.</li> </ul>
	<b>Note:</b> If the I <sup>2</sup> C module is not in the idle mode, this bit may not be set (no spooling), and the SSPBL may not be written (or writes to the SSPBUF are disabled).

## 15.1 SPI Mode

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. All four modes of SPI are supported. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO)
- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON1 register (SSPCON1<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Data input sample phase (middle or end of data output time)
- Clock edge (output data on rising/falling edge of SCK)
- Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)

The SSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and the interrupt flag bit SSPIF (PIR2<7>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON1<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSP-BUF register completed successfully.


When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 15-1 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful.

#### EXAMPLE 15-1: LOADING THE SSPBUF (SSPSR) REGISTER

	MOVLB	6		;	Bank 6
LOOP	BTFSS	SSPSTAT	, BF	;	Has data been
				;	received
				;	(transmit
				;	complete)?
	GOTO	LOOP		;	No
	MOVPF	SSPBUF,	RXDATA	;	Save in user RAM
	MOVFP	TXDATA,	SSPBUF	;	New data to xmit

The block diagram of the SSP module, when in SPI mode (Figure 15-7), shows that the SSPSR is not directly readable or writable, and can only be accessed by addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

### FIGURE 15-7: SSP BLOCK DIAGRAM (SPI MODE)



To enable the serial port, SSP Enable bit, SSPEN (SSPCON1<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON registers, and then set bit SSPEN. This configures the SDI, SDO, SCK, and SS pins as serial port pins. For the pins to behave as the serial port function, some must have their data direction bits (in the DDR register) appropriately programmed. That is:

- SDI is automatically controlled by the SPI module
- SDO must have DDRB<7> cleared
- SCK (Master mode) must have DDRB<6> cleared
- SCK (Slave mode) must have DDRB<6> set
- SS must have PORTA<2> set
  - Note: The  $\overline{SS}$  pin must be configured as an input for the slave select to operate. This is done by writing a '1' to PORTA<2>.

Any serial port function that is not desired may be overridden by programming the corresponding data direction (DDR) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and  $\overline{SS}$  could be used as general purpose open drain outputs by writing a '0'.

Figure 15-9 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

#### 15.1.1 MASTER MODE

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2, Figure 15-9) is to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

The clock polarity is selected by appropriately programming bit CKP (SSPCON1<4>). This then would give waveforms for SPI communication as shown in Figure 15-8, Figure 15-11, and Figure 15-12 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 33 MHz) of 8.25 MHz.

Figure 15-8 Shows the waveforms for master mode. When CKE = 1, the SDO data is valid before there is a clock edge on SCK. The change of the input sample is shown based on the state of the SMP bit. The time when the SSPBUF is loaded with the received data is shown.




FIGURE 15-8: SPI MODE TIMING (MASTER MODE)

#### 15.1.2 SLAVE MODE

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR2<7>) is set.

While in slave mode the external clock is supplied by the external clock source on the SCK pin. This external clock must meet the minimum high and low times as specified in the electrical specifications.

While in sleep mode, the slave can transmit/receive data and wake the device from sleep.


#### 15.1.3 SLAVE SELECT SYNCHRONIZATION

The  $\overline{SS}$  pin allows a synchronous slave mode. The SPI must be in slave mode with  $\overline{SS}$  pin control enabled (SSPCON1<3:0> = 04h). The pin must not be driven low for the  $\overline{SS}$  pin to function as an input. The RA2 Data Latch must be high. When the  $\overline{SS}$  pin is low, transmission and reception are enabled and the SDO pin is driven. When the  $\overline{SS}$  pin goes high, the SDO pin is no longer driven, even if in the middle of a transmitted byte, and becomes a floating output. External pull-up/ pull-down resistors may be desirable, depending on the application.


- Note: When the SPI is in Slave Mode with SS pin control enabled, (SSPCON<3:0> = 0100) the SPI module will reset if the SS pin is set to VDD.
- **Note:** If the SPI is used in Slave Mode with CKE = '1', then the  $\overline{SS}$  pin control must be enabled.

To emulate two-wire communication, the SDO pin can be connected to the SDI pin. When the SPI needs to operate as a receiver the SDO pin can be configured as an input. This disables transmissions from the SDO. The SDI can always be left as an input (SDI function) since it cannot create a bus conflict.

In Figure 15-11 the  $\overline{SS}$  pin terminates the transmission/reception. The SSPIF bit is set after the last edge of the SCK. In Figure 15-12 the  $\overline{SS}$  pin causes the first bit of the data to be output. The SSPIF bit in set after the last SCK edge.





## FIGURE 15-9: SPI MASTER/SLAVE CONNECTION



### FIGURE 15-10: SLAVE SYNCHRONIZATION TIMING







## FIGURE 15-12: SPI MODE TIMING (SLAVE MODE WITH CKE = 1)

#### **REGISTERS ASSOCIATED WITH SPI OPERATION** TABLE 15-1:


Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
07h, Unbanked	INTSTA	PEIF	T0CKIF	T0IF	INTF	PEIE	<b>T0CKIE</b>	T0IE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	000- 0000	000- 0000
14h, Bank 6	SSPBUF	Synchro	nous Serial	Port Receiv	ve Buffer/Tr	ansmit Reg	ster			xxxx xxxx	uuuu uuuu
11h, Bank 6	SSPCON1	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
13h, Bank 6	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in SPI mode. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.


## 15.2 <u>SSP I<sup>2</sup>C Operation</u>

The SSP module in I<sup>2</sup>C mode fully implements all master and slave functions (including general call support) and provides interrupts on start and stop bits in hardware to determine a free bus (multi-master function). The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing. Appendix E gives an overview of the I<sup>2</sup>C bus specification.

#### FIGURE 15-13: SSP BLOCK DIAGRAM (I<sup>2</sup>C MODE)



#### FIGURE 15-14: I<sup>2</sup>C MASTER MODE BLOCK DIAGRAM



Two pins are used for data transfer. These are the SCL pin, which is the clock, and the SDA pin, which is the data. Pins that are on PortA are automatically configured when the I<sup>2</sup>C mode is enabled. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSPCON1<5>).

The SSP module has six registers for  ${\rm I}^2{\rm C}$  operation. These are the:

- SSP Control Register1 (SSPCON1)
- SSP Control Register2 (SSPCON2)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON1 register allows control of the  $I^2C$  operation. Four mode selection bits (SSPCON1<3:0>) allow one of the following  $I^2C$  modes to be selected:

- I<sup>2</sup>C Slave mode (7-bit address)
- I<sup>2</sup>C Slave mode (10-bit address)
- I<sup>2</sup>C Master mode, clock = OSC/4 (SSPADD +1)

Selection of any I<sup>2</sup>C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain. These pins are on PORTA and therefore there is no need to program to be inputs.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON1<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

#### 15.2.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs. The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this  $\overline{ACK}$  pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON1<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR2<7>) is set. Table 15-2 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low time for proper operation. The high and low times of the I<sup>2</sup>C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

#### 15.2.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR2<7>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave. The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/W (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for a 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- 2. Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- 5. Update the SSPADD register with the first (high) byte of Address, if match occurs releases the SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

Note: Following the RESTART condition (step 7) in 10-bit mode, the user only needs to match the first 7-bit address. The user does not update the SSPADD for the second half of the address.

#### TABLE 15-2: DATA TRANSFER RECEIVED BYTE ACTIONS

Status Bits as Data Transfer is Received			Generate ACK	Set bit SSPIF (SSP Interrupt occurs		
BF	SSPOV	$\text{SSPSR} \rightarrow \text{SSPBUF}$	Pulse	if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

#### 15.2.1.2 SLAVE RECEPTION

When the  $R/\overline{W}$  bit of the address byte is clear and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge ( $\overline{ACK}$ ) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON1<6>) is set.


An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR2<7>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

**Note:** The SSPBUF will be loaded if the SSPOV bit = 1 and the BF flag = 0. If a read of the SSPBUF was performed, but the user did not clear the state of the SSPOV bit before the next receive occured. The ACK is not sent and the SSPBUF is updated.


#### 15.2.1.3 SLAVE TRANSMISSION


When the  $R/\overline{W}$  bit of the incoming address byte is set and an address match occurs, the  $R/\overline{W}$  bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The  $\overline{ACK}$  pulse will be sent on the ninth bit, and the SCLpin is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then SCL pin should be enabled by setting bit CKP (SSPCON1<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 15-16).

#### FIGURE 15-15: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)




#### FIGURE 15-16: I<sup>2</sup>C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)









An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the  $\overline{ACK}$  pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not  $\overline{ACK}$ ), then the data transfer is complete. When the  $\overline{ACK}$  is latched by the slave, the slave logic is reset and the slave then monitors for another occurrence of the START bit. If the SDA line was low ( $\overline{ACK}$ ), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then the SCL pin should be enabled by setting bit CKP.

#### 15.2.2 GENERAL CALL ADDRESS SUPPORT

The addressing procedure for the I<sup>2</sup>C bus is such that the first byte after the START condition usually determines which device will be the slave addressed by the master. The exception is the general call address which can address all devices. When this address is used, all devices should, in theory, respond with an acknowledge.

The general call address is one of eight addresses reserved for specific purposes by the I<sup>2</sup>C protocol. It consists of all 0's with  $R/\overline{W} = 0$ 

The general call address is recognized when the General Call Enable bit (GCEN) is enabled (SSPCON2<7> = 1). Following a start-bit detect, 8-bits are shifted into SSPSR and the address is compared against SSPADD, and is also compared to the general call address, fixed in hardware.

If the general call address matches, the SSPSR is transfered to the SSPBUF, the BF flag is set (eigth bit), and on the falling edge of the ninth bit (ACK bit) the SSPIF interrupt is set.

When the interrupt is serviced. The source for the interrupt can be checked by reading the contents of the SSPBUF to determine if the address was device specific or a general call address.

In 10-bit mode, the SSPADD is required to be updated for the second half of the address to match, and the UA bit is set (SSPSTAT<1>). If the general call address is sampled when GCEN = 1 while the slave is configured in 10-bit address mode, then the second half of the address is not necessary, the UA bit will not be set, and the slave will begin receiving data after the acknowledge (Figure 15-19).

## FIGURE 15-19: GENERAL CALL ADDRESS SEQUENCE (7 OR 10-BIT MODE)

	Address is compared to General Call Address							
SDA	$\frac{R}{W} = 0 \qquad \frac{R}{D5} \sqrt{D4} \sqrt{D3} \sqrt{D2} \sqrt{D1} \sqrt{D0} \sqrt{D1} \sqrt{D0} \sqrt{D1} \sqrt{D0} \sqrt{D1} \sqrt{D1}$							
SCL	$\underbrace{\mathbf{S}}$							
SSPIF (PI	R2<7>)							
BF (SSPS	Cleared in software							
SSPOV (S	SPCON1<6>)							
GCEN (SS	PCON2<7>)							

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note 1)
07h, Unbanked	INTSTA	PEIF	TOCKIF	T0IF	INTF	PEIE	<b>T0CKIE</b>	TOIE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	—	CA4IF	CA3IF	TX2IF	RC2IF	00 0000	00 0000
11h, Bank 4	PIE2	SSPIE	BCLIE	ADIE	—	CA4IE	CA3IE	TX2IE	RC2IE	00 0000	00 0000
10h. Bank 6	SSPADD	Synchronous Serial Port (I <sup>2</sup> C mode) Address Register							0000 0000	0000 0000	
14h, Bank 6	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register							xxxx xxxx	uuuu uuuu	
11h, Bank 6	SSPCON1	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
12h, Bank 6	SSPCON2	GCEN	ACKSTAT	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	0000 0000	0000 0000
13h, Bank 6	SSPSTAT	SMP	CKE	D/Ā	Р	S	R/W	UA	BF	0000 0000	0000 0000

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used by the SSP in I<sup>2</sup>C mode. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

#### 15.2.3 MASTER MODE


Master mode of operation is supported by interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when the P bit is set, or the bus is idle with both the S and P bits clear.

In master mode, the SCL and SDA lines are manipulated by the SSP hardware.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- START condition
- STOP condition
- Data transfer byte transmitted/received

## FIGURE 15-20: SSP BLOCK DIAGRAM (I<sup>2</sup>C MASTER MODE)



#### 15.2.4 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. Control of the I<sup>2</sup>C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle with both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check is performed in hardware, with the result placed in the BCLIF bit.

The states where arbitration can be lost are:

- Address Transfer
- Data Transfer
- A Start Condition
- A Restart Condition
- An Acknowledge Condition

#### 15.2.5 I<sup>2</sup>C MASTER MODE SUPPORT

Master Mode is enabled by setting and clearing the appropriate SSPM bits in SSPCON1 and by setting the SSPEN bit. Once master mode is enabled, the user has six options.

- Assert a start condition on SDA and SCL.
- Assert a restart condition on SDA and SCL.
- Write to the SSPBUF register initiating transmission of data/address.
- Generate a stop Condition on SDA and SCL.
- Configure the I<sup>2</sup>C port to receive data.
- Generate an acknowledge condition at the end of a received byte of data.
- Note: The SSP Module when configured in I<sup>2</sup>C Master Mode does not allow queueing of events. For instance: The user is not allowed to intitiate a start condition, and immediately write the SSPBUF register to initate transmission before the START condition is complete. In this case the SSP-BUF will not be written to, and the WCOL bit will be set, indicating that a write to the SSPBUF did not occur.

#### 15.2.5.1 I<sup>2</sup>C MASTER MODE OPERATION

The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since the repeated START condition is also the beginning of the next serial transfer, the I<sup>2</sup>C bus will not be released.

In Master transmitter mode serial data is output through SDA, while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device, (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic '0'. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

In Master receive mode the first byte transmitted contains the slave address of the transmitting device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic '1'. Thus the first byte transmitted is a 7-bit slave address followed by a '1' to indicate receive bit. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions indicate the beginning and end of transmission.

The baud rate generator used for SPI mode operation is now used to set the SCL clock frequency for either 100 kHz, 400 kHz, or 1 MHz I<sup>2</sup>C operation. The baud rate generator reload value is contained in the lower 7 bits of the SSPADD register. The baud rate generator will automatically begin counting on a write to the SSPBUF. Once the given operation is complete (i.e. transmission of the last data bit is followed by ACK) the internal clock will automatically stop counting and the SCL pin will remain in its last state

A typical transmit sequence would go as follows:


- 1. The user generates a Start Condition by setting the START enable bit (SEN) in SSPCON2.
- 2. SSPIF is set. The module will wait the required start time before any other operation takes place.
- 3. The user loads the SSPBUF with address to transmit.
- 4. Address is shifted out the SDA pin until all 8 bits are transmitted.
- The SSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- 6. The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- 7. The user loads the SSPBUF with eight bits of data.
- 8. DATA is shifted out the SDA pin until all 8 bits are transmitted.

- 9. The SSP Module shifts in the ACK bit from the slave device, and writes its value into the SSPCON2 register (SSPCON2<6>).
- 10. The module generates an interrupt at the end of the ninth clock cycle by setting SSPIF.
- 11. The user generates a STOP condition by setting the STOP enable bit PEN in SSPCON2.


#### 15.2.6 BAUD RATE GENERATOR

In I<sup>2</sup>C master mode, the reload value for the BRG is located in the lower 7 bits of the SSPADD register (Figure 15-21). When the BRG is loaded with this value, the BRG counts down to 0 and stops until another reload has taken place. In I<sup>2</sup>C master mode, the BRG is not reloaded automatically. If Clock Arbitration is taking place for instance, the BRG will be reloaded when the SCL pin is sampled high (Figure 15-22).

## FIGURE 15-21: BAUD RATE GENERATOR BLOCK DIAGRAM



#### FIGURE 15-22: BAUD RATE GENERATOR TIMING WITH CLOCK ARBITRATION



#### 15.2.7 I<sup>2</sup>C MASTER MODE START CONDITION TIMING

To initiate a START condition the user sets the start condition enable bit or SEN bit (SSPCON2<0>). If the SDA and SCL pins are sampled high, the baud rate generator is re-loaded with the contents of SSPADD<6:0>, and starts its count. If SCL and SDA are both sampled high when the baud rate generator times out (T<sub>BRG</sub>), the SDA pin is driven low. The action of the SDA being driven low while SCL is high is the START condition, and causes the S bit (SSPSTAT<3>) to be set. Since the I<sup>2</sup>C module is configured in master mode, a '1' in the S bit causes the SSPIF flag to be set. Following this, the baud rate generator is reloaded with the contents of SSPADD<6:0> and resumes its count. When the baud rate generator times out  $(T_{BRG})$ the SEN bit in the SSPCON2 register will be automatically cleared, the baud rate generator is suspended leaving the SDA line held low, and the START condition is complete.


Note: If at the beginning of START condition the SDA and SCL pins are already sampled low, or if during the START condition the SCL line is sampled low before the SDA line is driven low, a bus collision occurs, the Bus Collision Interrupt Flag (BCLIF) is set, the START condition is aborted, and the I<sup>2</sup>C module is reset into its IDLE state.

#### 15.2.7.1 WCOL STATUS FLAG


If the user writes the SSPBUF when an START sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing to the lower 5 bits of SSPCON2 is disabled until the START condition is complete.

#### FIGURE 15-23: FIRST START BIT TIMING



## FIGURE 15-24: START CONDITION FLOWCHART



#### I<sup>2</sup>C MASTER MODE RESTART CONDITION 15.2.8 TIMING

A RESTART condition occurs when the RSEN bit (SSPCON2<1>) is programmed high and the SSP module is in the idle state. When the RSEN bit is set, the SCL pin is asserted low. When the SCL pin is sampled low, the baud rate generator is loaded with the contents of SSPADD<5:0>, and begins counting. The SDA pin is released (brought high) for one baud rate generator count (T<sub>BRG</sub>). When the baud rate generator times out, if SDA is sampled high, the SCL pin will be de-asserted (brought high). When SCL is sampled high the baud rate generator is re-loaded with the contents of SSPADD<6:0> and begins counting. SDA and SCL must be sampled high for one T<sub>BRG</sub>. This action is then followed by assertion of the SDA pin (SDA = 0) for one T<sub>BRG</sub> while SCL = 1. Following this, the RSEN bit in the SSPCON2 register will be automatically cleared, and the baud rate generator is not reloaded, leaving the SDA pin held low. As soon as a start condition is detected on the SDA and SCL pins, the S bit (SSPSTAT<3>) will be set. The SSPIF bit will not be set until the baud rate generator has timed-out.

Note 1: If the RSEN is programmed while a transmit is in progress, it will not take effect.

- Note 2: A bus collision during the RESTART condition occurs if:
  - SDA is sampled low when SCL goes from low to high.
  - SCL goes low before SDA is asserted low. This may indicate that another master is attempting to transmit a data "1".


Immediately following the SSPIF bit getting set, the user may write the SSPBUF with the 7-bit address in 7-bit mode, or the default first address in 10-bit mode. After the first eight bits are transmitted and an ACK is received, the user may then transmit an additional eight bits of address (10-bit mode) or eight bits of data (7-bit mode).

After the write to the SSPBUF, each bit of address will be shifted out on the falling edge of SCL until all seven address bits and the  $R/\overline{W}$  bit are completed. On the falling edge of the eighth clock the master will de-assert the SDA pin allowing the slave to respond with an acknowledge. On the falling edge of the ninth clock the master will sample the SDA pin to see if the address was recognized by a slave. The status of the ACK bit is programmed into the AKSTAT status bit SSPCON2<6>. Following the falling edge of the ninth clock transmission of the address, the SSPIF is set, the BF flag is cleared, and the baud rate generator is turned off until another write to the SSPBUF takes place, holding SCL low and allowing SDA to float.

#### WCOL STATUS FLAG 15.2.8.1

If the user writes the SSPBUF when a RESTART sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

Note: Because queueing of events is not allowed, writing of the lower 5 bits of SSPCON2 is disabled until the RESTART condition is complete.



## FIGURE 15-25: REPEAT START CONDITION TIMING





FIGURE 15-26: RESTART CONDITION FLOWCHART (PAGE 1)

## FIGURE 15-27: RESTART CONDITION FLOWCHART (PAGE 2)



#### 15.2.9 I<sup>2</sup>C MASTER MODE TRANSMISSION

Transmission of a data byte, a 7-bit address, or the either half of a 10-bit address is accomplished by simply writing a value to SSPBUF register. This action will set the buffer full flag (BF) and allow the baud rate generator to begin counting and start the next transmission. Each bit of address/data will be shifted out onto the SDA pin after the falling edge of SCL is asserted (see data hold time spec). SCL is held low for one baud rate generator roll over count (T<sub>BRG</sub>). Data should be valid before SCL is released high (see Data setup time spec). When the SCL pin is released high, it is held that way for  $T_{BRG}$ , the data on the SDA pin must remain stable for that duration and some hold time after the next falling edge of SCL. After the eighth bit is shifted out (the falling edge of the eighth clock), the BF flag is cleared and the master releases SDA allowing the slave device being addressed to respond with an ACK bit during the ninth bit time, if an address match occurs or if data was received properly. The status of ACK is read into the SSPCON2 register bit6 on the falling edge of the ninth clock. If the master receives an acknowledge, the acknowledge status bit (AKSTAT) is cleared. If not, the bit is set. After the ninth clock the SSPIF is set, and the master clock (baud rate generator) is suspended until the next data byte is loaded into the SSPBUF leaving SCL low and SDA unchanged. (Figure 15-29)

#### 15.2.9.1 BF STATUS FLAG

In transmit mode, the BF bit (SSPSTAT<0>) is set when the CPU writes to SSPBUF and is cleared when all 8 bits are shifted out.

#### 15.2.9.2 WCOL STATUS FLAG


If the user writes the SSPBUF when a transmit is already in progress (i.e. SSPSR is still shifting out a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).


WCOL must be cleared in software.

#### 15.2.9.3 AKSTAT STATUS FLAG

In transmit mode, the AKSTAT bit (SSPCON2<6>) is cleared when the slave has sent an acknowledge  $(\overline{ACK} = 0)$ , and is set when the slave does not acknowledge  $(\overline{ACK} = 1)$ . A slave sends an acknowledge when it has recognized its address (including a general call), or when the slave has properly received its data.

## FIGURE 15-28: MASTER TRANSMIT FLOWCHART





## FIGURE 15-29: I<sup>2</sup>C MASTER MODE TIMING (TRANSMISSION, 7 OR 10-BIT ADDRESS)

#### 15.2.10 I<sup>2</sup>C MASTER MODE RECEPTION

Master mode reception is enabled by programming the receive enable bit, RCEN (SSPCON2<3>).

Note:	The SSP Module must be in IDLE mode
	before the RCE bit is set, or the RCEN bit
	will be disreguarded.

The baud rate generator begins counting, and on each rollover, the state of the SCL pin changes (high to low/low to high), and data is shifted into the SSPSR. After the falling edge of the eighth clock, the receive enable flag is automatically cleared, the contents of the SSPSR are loaded into the SSPBUF, the BF flag is set, the SSPIF is set, and the baud rate generator is suspended from counting, holding SCL low. The SSP is now in IDLE state, awaiting the next command. When the buffer is read by the CPU, the BF flag is automatically cleared. The user can then send an acknowledge bit at the end of reception, by setting the acknowledge sequence enable bit, ACKEN (SSPCON2<4>).

#### 15.2.10.1 BF STATUS FLAG

In receive operation, BF is set when an address or data byte is loaded into SSPBUF from SSPSR. It is cleared when SSPBUF is read.


#### 15.2.10.2 SSPOV STATUS FLAG

In receive operation, SSPOV is set when 8 bits are received into the SSPSR, and the BF flag is already set from a previous reception.


#### 15.2.10.3 WCOL STATUS FLAG

If the user writes the SSPBUF when a receive is already in progress (i.e. SSPSR is still shifting in a data byte), then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 15-30: MASTER RECEIVER FLOWCHART



# **PIC17C75X**



## FIGURE 15-31: I<sup>2</sup>C MASTER MODE TIMING (RECEPTION 7-BIT ADDRESS)


#### 15.2.11 ACKNOWLEDGE SEQUENCE TIMING

An acknowledge sequence is enabled by setting the sequence enable bit, ACKEN acknowledge (SSPCON2<4>). When this bit is set, the SCL pin is pulled low and the contents of the acknowledge data bit is presented on the SDA pin. If the user wishes to generate an acknowledge, then the ACKDT bit should be cleared. If not, the user should set the ACKDT bit before starting an acknowledge sequence. The baud rate generator then counts for one rollover period (T<sub>BRG</sub>), and the SCL pin is de-asserted (pulled high). When the SCL pin is sampled high (clock arbitration), the baud rate generator counts for  $\mathrm{T}_{\mathrm{BRG}}$  . The SCL pin is then pulled low for one  $T_{\mbox{\scriptsize BRG}}.$  Following this, the ACKEN bit is automatically cleared, the baud rate generator is turned off, and the SSP module then goes into IDLE mode. (Figure 15-32)


15.2.11.1 WCOL STATUS FLAG

If the user writes the SSPBUF when an acknowledege sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 15-32: ACKNOWLEDGE SEQUENCE TIMING



## FIGURE 15-33: ACKNOWLEDGE FLOWCHART



#### 15.2.12 STOP CONDITION TIMING


A stop bit is asserted on the SDA pin at the end of a receive/transmit by setting the Stop Sequence Enable bit PEN (SSPCON2<2>). At the end of a receive/transmit the SCL line is held low after the falling edge of the ninth clock. When the PEN bit is set, the master will assert the SDA line low . When the SDA line is sampled low, the baud rate generator is reloaded and counts down to 0. When the baud rate generator times out, the SCL pin will be brought high, and one T<sub>BRG</sub> (baud rate generator rollover count) later, the SDA pin will be de-asserted. When the SDA pin is sampled high while SCL is high, the PEN bit will be automatically cleared, and the P bit (SSPSTAT<4>) is set which in turn will set the SSPIF flag. (Figure 15-34)

Whenever the CPU decides to take control of the bus, it will first determine if the bus is busy by checking the S and P bits in the SSPSTAT register. If the bus is busy, then the CPU can be interrupted (notified) when a Stop bit is detected (i.e. bus is free).


#### 15.2.12.1 WCOL STATUS FLAG

If the user writes the SSPBUF when a STOP sequence is in progress, then WCOL is set and the contents of the buffer are unchanged (the write doesn't occur).

## FIGURE 15-34: STOP CONDITION RECEIVE OR TRANSMIT MODE




## FIGURE 15-35: STOP CONDITION FLOWCHART



#### 15.2.13 CLOCK ARBITRATION

Clock arbitration occurs when the master during any receive, transmit, or restart/stop condition de-asserts the SCL pin (SCL allowed to float high). When the SCL pin is allowed to float high, the baud rate generator (BRG) is suspended from counting until the SCL pin is actually sampled high. When the SCL pin is sampled high, the baud rate generator is reloaded with the contents of SSPADD<6:0> and begins counting. This ensures that the SCL high time will always be at least one BRG rollover count in the event that the clock is held low by an external device. (Figure 15-36)

## FIGURE 15-36: CLOCK ARBITRATION TIMING IN MASTER TRANSMIT MODE



#### 15.2.14 MULTI -MASTER COMMUNICATION, BUS COLLISION, AND BUS ARBITRATION

Multi-Master mode support is achieved by bus arbitration. When the master outputs address/data bits onto the SDA pin, arbitration takes place when the master outputs a '1' on SDA by letting SDA float high and another master asserts a '0'. When the SCL pin floats high, data should be stable. If the expected data on SDA is a '1' and the data sampled on the SDA pin = '0', then a bus collision has taken place. The master will set the Bus Collision Interrupt Flag, BCLIF and reset the I<sup>2</sup>C port to its IDLE state. (Figure 15-37).


If a transmit was in progress when the bus collision occurred, the transmission is halted, the BF flag is cleared, the SDA and SCL lines are de-asserted, and the SSPBUF can be written to. When the user services the bus collision interrupt service routine, and if the  $l^2C$  bus is free, the user can resume communication by asserting a START condition.

If a START, RESTART, STOP, or Acknowledge condition was in progress when the bus collision occurred, the condition is aborted, the SDA and SCL lines are de-asserted, and the respective control bits in the SSPCON2 register are cleared. When the user services the bus collision interrupt service routine, and if the I<sup>2</sup>C bus is free, the user can resume communication by asserting a START condition.

The Master will continue to monitor the SDA and SCL pins, and if a STOP condition occurs, the SSPIF bit will be set.

A write to the SSPBUF will start the transmission of data at the first data bit, regardless of where the transmitter left off when bus collision occurred.

In multi-master mode, the interrupt generation on the detection of start and stop conditions allows the determination of when the bus is free. Control of the  $I^2C$  bus can be taken when the P bit is set in the SSPSTAT register, or the bus is idle and the S and P bits are cleared.



### FIGURE 15-37: BUS COLLISION TIMING FOR TRANSMIT AND ACKNOWLEDGE

#### 15.2.14.1 BUS COLLISION DURING A START CONDITION

During a START condition, a bus collision occurs if:

- a) SDA or SCL are sampled low at the beginning of the START condition (Figure 15-38)
- b) SCL is sampled low before SDA is asserted low. (Figure 15-39)

During a START condition both the SDA and the SCL pins are monitored.

<u>lf:</u>

the SDA pin is already low or the SCL pin is already low,

then:


the START condition is aborted, and the BCLIF flag is set, and the SSP module is reset to its IDLE state (Figure 15-38).

The START condition begins with the SDA and SCL pins de-asserted. When the SDA pin is sampled high, the baud rate generator is loaded from SSPADD<6:0> and counts down to 0. If the SCL pin is sampled low while SDA is high, a bus collision occurs, because it is assumed that another master is attempting to drive a data '1' during the START condition.


If the SDA pin is sampled low during this count, the BRG is reset and the SDA line is asserted early (Figure 15-40). If however a '1' is sampled on the SDA pin, the SDA pin is asserted low at the end of the BRG count. The baud rate generator is then reloaded and counts down to 0, and during this time, if the SCL pins is sampled as '0', a bus collision does not occur. At the end of the BRG count the SCL pin is asserted low.

Note:	The reason that bus collision is not a factor during a START condition is that no two
	bus masters can assert a START condition
	at the exact same time. Therefore, one
	master will always assert SDA before the
	other. This condition does not cause a bus
	collision because the two masters must be
	allowed to arbitrate the first address follow-
	ing the START condition, and if the
	address is the same, arbitration must be
	allowed to continue into the data portion,
	RESTART, or STOP conditions.


## FIGURE 15-38: BUS COLLISION DURING START CONDITION (SDA ONLY)



## FIGURE 15-39: BUS COLLISION DURING START CONDITION (SCL = 0)







## 15.2.14.2 BUS COLLISION DURING A RESTART CONDITION

During a RESTART condition, a bus collision occurs if:

- a) A '0' is sampled on SDA when SCL goes from '0' to '1'
- b) SCL goes low before SDA is asserted low, indicating that another master is attempting to transmit a data '1'.


When the user de-asserts SDA and the pin is allowed to float high, the BRG is loaded with SSPADD<6:0>, and counts down to 0. The SCL pin is then de-asserted, and when sampled high, the SDA pin is sampled. If SDA is low, a bus collision has occurred (i.e. another master is attempting to transmit a data '0'). If however SDA is sampled high then the BRG is

reloaded and begins counting. If SDA goes from high to low before the BRG times out, no bus collision occurs, because no two masters can assert SDA at exactly the same time.


If, however, SCL goes from high to low before the BRG times out and SDA has not already been asserted, then a bus collision occurs. In this case, another master is attempting to transmit a data '1' during the RESTART condition.

If at the end of the BRG time out both SCL and SDA are still high, the SDA pin is driven low, the BRG is reloaded, and begins counting. At the end of the count, regardless of the status of the SCL pin, the SCL pin is driven low and the RESTART condition is complete. (Figure 15-41)

## FIGURE 15-41: BUS COLLISION DURING A RESTART CONDITION (CASE 1)



### FIGURE 15-42: BUS COLLISION DURING RESTART CONDITION (CASE 2)




#### 15.2.14.3 BUS COLLISION DURING A STOP CONDITION

Bus collision occurs during a STOP condition if:


- a) After the SDA pin has been de-asserted and allowed to float high, SDA is sampled low after the BRG has timed out.
- b) After the SCL pin is de-asserted, SCL is sampled low before SDA goes high.

The STOP condition begins with SDA asserted low. When SDA is sampled low, the SCL pin is allow to float. When the pin is sampled high (clock arbitration), the baud rate generator is loaded with SSPADD<6:0> and counts down to 0. After the BRG times out SDA is sampled. If SDA is sampled low, a bus collision has occurred. This is due to another master attempting to drive a data '0'. If the SCL pin is sampled low before SDA is allowed to float high, a bus collision occurs. This is another case of another master attempting to drive a data '0'. (Figure 15-43)

## FIGURE 15-43: BUS COLLISION DURING A STOP CONDITION (CASE 1)



## FIGURE 15-44: BUS COLLISION DURING A STOP CONDITION (CASE 2)



## 15.3 <u>Connection Considerations for I<sup>2</sup>C</u> Bus

For standard-mode  $I^2C$  bus devices, the values of resistors  $R_p\,R_s$  in Figure 15-45 depends on the following parameters

- Supply voltage
- Bus capacitance
- Number of connected devices (input current + leakage current).


The supply voltage limits the minimum value of resistor  $R_p$  due to the specified minimum sink current of 3 mA at VoL max = 0.4V for the specified output stages. For example, with a supply voltage of VDD =  $5V\pm10\%$  and VoL max = 0.4V at 3 mA,  $R_p$  min = (5.5-0.4)/0.003 = 1.7 k $\Omega$ . VDD as a function of  $R_p$  is shown in Figure 15-45. The desired noise margin of 0.1VDD for the low level, limits the maximum value of  $R_s$ . Series resistors are optional.

The bus capacitance is the total capacitance of wire, connections, and pins. This capacitance limits the maximum value of  $R_p$  due to the specified rise time (Figure 15-45).

The SMP bit is the slew rate control enabled bit. This bit is in the SSPSTAT register, and controls the slew rate of the I/O pins when in I<sup>2</sup>C mode (master or slave).

This control ensures that the rise and fall times of the SCL and SDA pins will meet the minimum requirements as specified in the  $I^2C$  specification for 400 kHz operation.

## FIGURE 15-45: SAMPLE DEVICE CONFIGURATION FOR I<sup>2</sup>C BUS



# **PIC17C75X**

NOTES:

## 16.0 ANALOG-TO-DIGITAL CONVERTER (A/D) MODULE

The analog-to-digital (A/D) converter module has twelve analog inputs for the PIC17C75X devices.

The A/D allows conversion of an analog input signal to a corresponding 10-bit digital number. The output of the sample and hold is the input into the converter, which generates the result via successive approximation.

The analog reference voltages (positive and negative supply) are software selectable to either the device's supply voltages (AVDD, AVss) or the voltage level on the RG3/AN0/VREF+ and RG2/AN1/VREF- pins.

The A/D converter has a unique feature of being able to operate while the device is in SLEEP mode. To operate in sleep, the A/D clock must be derived from the A/D's internal RC oscillator. The A/D module has four registers. These registers are:

- A/D Result High Register (ADRESH)
- A/D Result Low Register (ADRESL)
- A/D Control Register0 (ADCON0)
- A/D Control Register1 (ADCON1)

The ADCON0 register, shown in Figure 16-1, controls the operation of the A/D module. The ADCON1 register, shown in Figure 16-2, configures the functions of the port pins. The port pins can be configured as analog inputs (RG3 and RG2 can also be the voltage references) or as digital I/O.

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0							
CHS3	CHS2	CHS1	CHS0		GO/DONE		ADON	R = Readable bit						
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset						
bit 7-4:	CHS2:CH	<b>ISO</b> : Analo	og Channe	I Select b	oits									
		hannel 0,												
		hannel 1,	· /											
	0010 = channel 2, (AN2)													
	0011 = channel 3, (AN3)													
	0100 = channel 4, (AN4) 0101 = channel 5, (AN5)													
	0110 = channel 6, (AN6) 0111 = channel 7, (AN7)													
	1000 = channel 8, (AN8)													
		hannel 9,												
		hannel 10												
	1011 = channel 11, (AN11) 11xx = <b>RESERVED</b> , do not select													
bit 3:			Read as '0'											
bit 2:	· ·	_	nversion S	Status bit										
		- 1												
	<ul> <li>If ADON = 1</li> <li>1 = A/D conversion in progress (setting this bit starts the A/D conversion which is automatically cleared by hardware when the A/D conversion is complete)</li> <li>0 = A/D conversion not in progress</li> </ul>													
bit 1:	Unimple	mented: F	Read as '0'											
bit 0:	ADON: A	/D On bit												
	1 = A/D c	onverter r	nodule is c	perating										
	0 = A/D c	onverter r	nodule is s	hutoff an	d consumes no	o operatin	a curront							

## FIGURE 16-1: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

## FIGURE 16-2: ADCON1 REGISTER (ADDRESS 15h, BANK 5)

R/W-C	) R/W-0 R/	/W-0	U-0	R/V	V-0	R/W-0	) F	R/W-0	R/V	V-0			
DCS		DFM	_	PCF	-	PCFG		CFG1	PCF	-	R =	Reada	ble bit
t7	1 1 1 2 2 2 2 1 1 1			1.01		1 01 0	-   .		1 01	bit0	W = V U = U	Writab Unimp	le bit Iemente
													d as '0' at POR
t <b>7-6</b> :	ADCS1:ADCS 00 = Fosc/8 01 = Fosc/32 10 = Fosc/64						ato r)				<u>- n =</u>	value	arpor
<ul> <li>11 = FRC (clock derived from an internal RC oscillator)</li> <li>ADFM: A/D Result format select</li> <li>1 = Right justified. 6 Most Significant bits of ADRESH are read as '0'.</li> <li>0 = Left justified. 6 Least Significant bits of ADRESL are read as '0'.</li> </ul>													
t 4:	Unimplement	ted: Rea	ad as '0'										
t 3-0:	PCFG3:PCFG	<b>31</b> : A/D	Port Cor	ifiqurat	tion Co	ntrol bit	s						
			000	gara			•						
Γ	PCFG3:PCFG1	AN11	AN10	AN9	AN8	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0
F	000	Α	A	Α	Α	Α	Α	Α	А	Α	Α	Α	Α
	001	A	Α	Α	Α	D	Α	Α	А	А	Α	Α	Α
	010	A	A	Α	A	D	D	Α	А	А	Α	Α	Α
	011	A	A	Α	Α	D	D	D	А	А	Α	Α	А
	100	A	A	Α	Α	D	D	D	D	А	Α	Α	А
	101	D	A	Α	Α	D	D	D	D	D	Α	Α	А
	110	D	D	Α	A	D	D	D	D	D	D	Α	А
F	110				-	-	D	D	D	D	D	D	D
-	111	D	D	D	D	D					-		_
		D	_	D = Digit		D			U				


The ADRESH:ADRESL registers contains the 10-bit result of the A/D conversion. When the A/D conversion is complete, the result is loaded into this A/D result register pair, the GO/DONE bit (ADCON0<2>) is cleared, and A/D interrupt flag bit ADIF is set. The block diagrams of the A/D module are shown in Figure 16-3.

After the A/D module has been configured as desired, the selected channel must be acquired before the conversion is started. The analog input channels must have their corresponding DDR bits selected as inputs. To determine acquisition time, see Section 16.1. After this acquisition time has elapsed the A/D conversion can be started. The following steps should be followed for doing an A/D conversion:

- 1. Configure the A/D module:
  - Configure analog pins / voltage reference / and digital I/O (ADCON1)
  - Select A/D input channel (ADCON0)
  - Select A/D conversion clock (ADCON0)
  - Turn on A/D module (ADCON0)

### FIGURE 16-3: A/D BLOCK DIAGRAM

- 2. Configure A/D interrupt (if desired):
  - Clear ADIF bit
  - Set ADIE bit
  - Clear GLINTD bit
- 3. Wait the required acquisition time.
- 4. Start conversion:
  - Set GO/DONE bit (ADCON0)
- 5. Wait for A/D conversion to complete, by either:Polling for the GO/DONE bit to be cleared
  - OR
  - Waiting for the A/D interrupt
- 6. Read A/D Result register pair (ADRESH:ADRESL), clear bit ADIF if required.
- 7. For next conversion, go to step 1 or step 2 as required. The A/D conversion time per bit is defined as TAD. A minimum wait of 2TAD is required before next acquisition starts.



© 1997 Microchip Technology Inc.

## 16.1 <u>A/D Acquisition Requirements</u>

For the A/D converter to meet its specified accuracy, the charge holding capacitor (CHOLD) must be allowed to fully charge to the input channel voltage level. The analog input model is shown in Figure 16-4. The source impedance (Rs) and the internal sampling switch (Rss) impedance directly affect the time required to charge the capacitor CHOLD. The sampling switch (Rss) impedance varies over the device voltage (VDD), Figure 16-4. The source impedance affects the offset voltage at the analog input (due to pin leakage current). **The maximum recommended impedance for analog sources is 10 k** $\Omega$ . After the analog input channel is selected (changed) this acquisition must be done before the conversion can be started.

To calculate the minimum acquisition time, Equation 16-1 may be used. This equation calculates the acquisition time to within 1/2 LSb error (1024 steps for the A/D). The 1/2 LSb error is the maximum error allowed for the A/D to meet its specified accuracy.

## EQUATION 16-1: A/D MINIMUM CHARGING TIME (FOR CHOLD)

 $VHOLD = (VREF - (VREF/2048)) \bullet (1 - e^{(-Tcap/CHOLD(RIC + RSS + RS))})$ 

given VHOLD = (VREF/2048), for 1/2 LSb resolution

VREF = VREF+ - VREF-

or

 $Tcap = -(200 \text{ pF})(1 \text{ k}\Omega + \text{Rss} + \text{Rs}) \ln(1/2047)$ 

Example 16-1 shows the calculation of the minimum required acquisition time TACQ. This calculation is based on the following application system assumptions.

CHOLD = 200 pF

 $Rs = 10 \ k\Omega$ 

1/2 LSb error


 $\text{VDD}=\text{5V}\rightarrow\text{Rss}=\text{7}\text{ k}\Omega$ 

Temp (application system max.) = 50°C

VHOLD = 0 @ t = 0

- Note 1: The reference voltage (VREF) has no effect on the equation, since it cancels itself out.
- **Note 2:** The charge holding capacitor (CHOLD) is not discharged after each conversion.
- Note 3: The maximum recommended impedance for analog sources is 10 k $\Omega$ . This is required to meet the pin leakage specification.
- **Note 4:** After a conversion has completed, a 2.0TAD delay must complete before acquisition can begin again. During this time the holding capacitor is not connected to the selected A/D input channel.

### FIGURE 16-4: ANALOG INPUT MODEL



## EXAMPLE 16-1: CALCULATING THE MINIMUM REQUIRED ACQUISITION TIME

- TACQ = Amplifier Settling Time + Holding Capacitor Charging Time + Temperature Coefficient †
- † Only required for temperatures  $\neq 25^{\circ}C$
- TACQ =  $10 \,\mu s + Tcap + [(Temp 25^{\circ}C)(0.05 \,\mu s/^{\circ}C)]$
- $\begin{array}{rl} {\rm TCAP}=&-{\rm CHOLD}\;({\rm RIC}+{\rm RsS}+{\rm Rs})\;ln(1/2047)\\ &-200\;p{\rm F}\;(1\;k\Omega+7\;k\Omega+10\;k\Omega)\;ln(0.0004885)\\ &-200\;p{\rm F}\;(18\;k\Omega)\;ln(0.0004885)\\ &-3.6\;\mu{\rm s}\;(\text{-}7.6241)\\ &27.447\;\mu{\rm s} \end{array}$
- TACQ =  $10 \ \mu s + 27.447 \ \mu s + [(50^{\circ}C 25^{\circ}C)(0.05 \ \mu s/^{\circ}C)]$ 37.447 \ \mu s + 1.25 \ \mu s 38.697 \ \mu s

## 16.2 <u>Selecting the A/D Conversion Clock</u>

The A/D conversion time per bit is defined as TAD. The A/D conversion requires a minimum 12TAD per 10-bit conversion. The source of the A/D conversion clock is software selected. The four possible options for TAD are:

- 8Tosc
- 32Tosc
- 64Tosc
- Internal RC oscillator

For correct A/D conversions, the A/D conversion clock (TAD) must be selected to ensure a minimum TAD time of 1.6  $\mu s.$ 

Table 16-1 and Table 16-2 show the resultant TAD times derived from the device operating frequencies and the A/D clock source selected. These times are for standard voltage range devices.

## TABLE 16-1: TAD vs. DEVICE OPERATING FREQUENCIES (STANDARD DEVICES (C))

AD Cloc	k Source (TAD)	Device Frequency								
Operation ADCS1:ADCS0		33 MHz	20 MHz	5 MHz	1.25 MHz	333.33 kHz				
8Tosc	00	242 ns <sup>(2)</sup>	400 ns <sup>(2)</sup>	1.6 μs	6.4 μs	24 μs				
32Tosc	01	970 ns <sup>(2)</sup>	1.6 μs	6.4 μs	25.6 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>				
64Tosc	10	1.94 μs	3.2 μs	12.8 μs <sup>(3)</sup>	51.2 μs <sup>(3)</sup>	192 μs <sup>(3)</sup>				
RC	11	2 - 6 μs <sup>(1, 4)</sup>	2 - 6 μs <sup>(1)</sup>							

Legend: Shaded cells are are outside of recommended ranges.

Note 1: The RC source has a typical TAD time of 4 µs.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.

4: When the device frequencies is greater than 1 MHz, the RC A/D conversion clock source is only recommended for sleep operation.

### TABLE 16-2: TAD vs. DEVICE OPERATING FREQUENCIES (EXTENDED VOLTAGE DEVICES (LC))

AD Clock	(Source (TAD)	Device Frequency								
Operation	Operation ADCS1:ADCS0		8 MHz 4 MHz		1 MHz	333.33 kHz				
8Tosc	00	1.0 μs <sup>(2)</sup>	2.0 μs <sup>(2)</sup>	4 μs	8 µs	24 μs				
32Tosc	01	4.0 μs	8 μs	16 μs	32 μs <sup>(3)</sup>	96 μs <sup>(3)</sup>				
64Tosc	10	8.0 μs	16 µs	32 μs <sup>(3)</sup>	64 μs <sup>(3)</sup>	192 μs <sup>(3)</sup>				
RC	11	3 - 9 μs <sup>(1, 4)</sup>	3 - 9 μs <sup>(1, 4)</sup>	3 - 9 μs <sup>(1, 4)</sup>	3 - 9 μs <sup>(1)</sup>	3 - 9 μs <sup>(1)</sup>				

Legend: Shaded cells are are outside of recommended ranges.

Note 1: The RC source has a typical TAD time of 4  $\mu$ s.

- 2: These values violate the minimum required TAD time.
- 3: For faster conversion times, the selection of another clock source is recommended.
- 4: When the device frequencies is greater than 1 MHz, the RC A/D conversion clock source is only recommended for sleep operation.

**PIC17C75X** 

## 16.3 Configuring Analog Port Pins

The ADCON1, and DDR registers control the operation of the A/D port pins. The port pins that are desired as analog inputs must have their corresponding DDR bits set (input). If the DDR bit is cleared (output), the digital output level (VOH or VOL) will be converted.

The A/D operation is independent of the state of the CHS2:CHS0 bits and the DDR bits.

- Note 1: When reading the port register, any pin configured as an analog input channel will read as cleared (a low level). Pins configured as digital inputs, will convert an analog input. Analog levels on a digitally configured input will not affect the conversion accuracy.
- **Note 2:** Analog levels on any pin that is defined as a digital input (including the AN11:AN0 pins), may cause the input buffer to consume current that is out of the devices specification.

## 16.4 <u>A/D Conversions</u>

Example 16-2 shows how to perform an A/D conversion. The PORTF and lower four PORTG pins are configured as analog inputs. The analog references (VREF+ and VREF-) are the device AVDD and AVSS. The A/D interrupt is enabled, and the A/D conversion clock is FRC. The conversion is performed on the RG3/AN0 pin (channel 0).

Note:	
	the same instruction that turns on the A/D.

Clearing the GO/DONE bit during a conversion will abort the current conversion. The A/D result register pair will NOT be updated with the partially completed A/D conversion sample. That is, the ADRESH: ADRESL registers will continue to contain the value of the last completed conversion (or the last value written to the ADRESH:ADRESL registers). After the A/D conversion is aborted, a 2TAD wait is required before the next acquisition is started. After this 2TAD wait, acquisition on the selected channel is automatically started.

## EXAMPLE 16-2: A/D CONVERSION

	MOVLB	5	; Bank 5
	CLRF	ADCON1, F	; Configure A/D inputs
	MOVLW	0xC1	; RC Clock, A/D is on, Channel 0 is selected
	MOVWF	ADCON0	;
	MOVLB	4	; Bank 4
	BCF	PIR2, ADIF	; Clear A/D interrupt flag bit
	BSF	PIE2, ADIE	; Enable A/D interrupts
	BSF	INTSTA, PEIE	; Enable peripheral interrupts
	BCF	CPUSTA, GLINTD	; Enable all interrupts
;			
;	Ensure th	nat the required s	mpling time for the selected input channel has elapsed.
;	Then the	conversion may be	started.
;			
	MOVLB	5	; Bank 5
	BSF	ADCON0, GO	; Start A/D Conversion
	:		; The ADIF bit will be set and the GO/DONE bit
	:		; is cleared upon completion of the A/D Conversion

#### 16.4.1 A/D RESULT REGISTERS

The ADRESH:ADRESL register pair is the location where the 10-bit A/D result is loaded at the completion of the A/D conversion. This register pair is 16-bits wide. The A/D module gives the flexibility to left or right justify the 10-bit result in the 16-bit result register. The A/D Format Select bit (ADFM) controls this justification. Figure 16-5 shows the operation of the A/D result justification. The extra bits are loaded with '0's'. When an A/D result will not overwrite these locations (A/D disable), these registers may be used as two general purpose 8-bit registers.

## 16.5 A/D Operation During Sleep


The A/D module can operate during SLEEP mode. This requires that the A/D clock source be set to RC (ADCS1:ADCS0 = 11). When the RC clock source is selected, the A/D module waits one instruction cycle before starting the conversion. This allows the SLEEP instruction to be executed, which eliminates all digital switching noise from the conversion. When the conversion is completed the GO/DONE bit will be cleared, and the result loaded into the ADRES register. If the A/D interrupt is enabled, the device will wake-up from SLEEP. If the A/D interrupt is not enabled, the ADON bit will remain set.

When the A/D clock source is another clock option (not RC), a SLEEP instruction will cause the present conversion to be aborted and the A/D module to be turned off, though the ADON bit will remain set.

Turning off the A/D places the A/D module in its lowest current consumption state.

Note: For the A/D module to operate in SLEEP, the A/D clock source must be set to RC (ADCS1:ADCS0 = 11). To allow the conversion to occur during SLEEP, ensure the SLEEP instruction immediately follows the instruction that sets the GO/DONE bit.

## FIGURE 16-5: A/D RESULT JUSTIFICATION



## 16.6 <u>A/D Accuracy/Error</u>

The absolute accuracy specified for the A/D converter includes the sum of all contributions for quantization error, integral error, differential error, full scale error, offset error, and monotonicity. It is defined as the maximum deviation from of an actual transition versus an ideal transition for any code. The absolute error of the A/D converter is specified at <  $\pm$  1 LSb for V<sub>DD</sub> = V<sub>REF</sub> (over the device's specified operating range). However, the accuracy of the A/D converter will degrade as V<sub>DD</sub> diverges from V<sub>REF</sub>

For a given range of analog inputs, the output digital code will be the same. This is due to the quantization of the analog input to a digital code. Quantization error is typically  $\pm$  1/2 LSb and is inherent in the analog to digital conversion process. The only way to reduce quantization error is to increase the resolution of the A/D converter.

Offset error measures the first actual transition of a code versus the first ideal transition of a code. Offset error shifts the entire transfer function. Offset error can be calibrated out of a system or introduced into a system through the interaction of the total leakage current and source impedance at the analog input.

Gain error measures the maximum deviation of the last actual transition and the last ideal transition adjusted for offset error. This error appears as a change in slope of the transfer function. The difference is gain error to full scale error is that full scale doe not take offset error into account. Gain error can be calibrated out in software.

Linearity error refers to the uniformity of the code changes. Linearity errors cannot be calibrated out of the system. Integral non-linearity error measures the actual code transition versus the ideal code transition adjusted by the gain error for each code.

Differential non-linearity measures the maximum actual code width versus the ideal code width. This measure is unadjusted.

The maximum pin leakage current is  $\pm$  1  $\mu$ A.

In systems where the device frequency is low, use of the A/D RC clock is preferred. At moderate to high frequencies, TAD should be derived from the device oscillator. TAD must not violate the minimum and should be  $\leq 8 \ \mu s$  for preferred operation. This is because TAD, when derived from TOSC, is kept away from on-chip phase clock transitions. This reduces, to a large extent, the effects of digital switching noise. This is not possible with the RC derived clock. The loss of accuracy due to digital switching noise can be significant if many I/O pins are active.

In systems where the device will enter SLEEP mode after the start of the A/D conversion, the RC clock source selection is required. In this mode, the digital noise from the modules in SLEEP are stopped. This method gives high accuracy.

## 16.7 Effects of a Reset

A device reset forces all registers to their reset state. This forces the A/D module to be turned off, and any conversion is aborted.

The value that is in the ADRESH:ADRESL registers is not modified for a Power-on Reset. The ADRESH:ADRESL registers will contain unknown data after a Power-on Reset.

## 16.8 <u>Connection Considerations</u>


If the input voltage exceeds the rail values (VSS or VDD) by greater than 0.3V, then the accuracy of the conversion is out of specification.

An external RC filter is sometimes added for anti-aliasing of the input signal. The R component should be selected to ensure that the total source impedance is kept under the 10 k $\Omega$  recommended specification. Any external components connected (via hi-impedance) to an analog input pin (capacitor, zener diode, etc.) should have very little leakage current at the pin.

## 16.9 Transfer Function

The transfer function of the A/D converter is as follows: the first transition occurs when the analog input voltage (VAIN) equals Analog VREF / 1024 (Figure 16-6).


### FIGURE 16-6: A/D TRANSFER FUNCTION



### 16.10 References

A good reference for the undestanding A/D converter is the "Analog-Digital Conversion Handbook" third edition, published by Prentice Hall (ISBN 0-13-03-2848-0).





**TABLE 16-3**: **REGISTERS/BITS ASSOCIATED WITH A/D** 

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets (Note 1)
06h, unbanked	CPUSTA	_		STAKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11
07h, unbanked	INTSTA	PEIF	<b>T0CKIF</b>	TOIF	INTF	PEIE	<b>T0CKIE</b>	TOIE	INTE	0000 0000	0000 0000
10h, Bank 4	PIR2	SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	000- 0010	000- 0010
11h, Bank 4	PIE2	SSPIE	BCLIE	RC2IE	000- 0000	000- 0000					
10h, Bank 5	DDRF	Data Direc	tion registe	r for PORT	F					1111 1111	1111 1111
11h, Bank 5	PORTF	RF7/ AN11	RF6/ AN10	RF5/ AN9	RF4/ AN8	RF3/ AN7	RF2/ AN6	RF1/ AN5	RF0/ AN4	0000 0000	0000 0000
12h, Bank 5	DDRG	Data Direc	tion registe	r for PORT	G					1111 1111	1111 1111
13h, Bank 5	PORTG	RG7/ TX2/CK2	RG6/ RX2/DT2	RG5/ PWM3	RG4/ CAP3	RG3/ AN0/VREF+	RG2/ AN1/VREF -	RG1/ AN2	RG0/ AN3	xxxx 0000	uuuu 0000
14h, Bank 5	ADCON0	CHS3	CHS2	CHS1	CHS0	_	GO/DONE	_	ADON	0000 -0-0	0000 -0-0
15h, Bank 5	ADCON1	ADCS1	ADCS0	ADFM	_	PCFG3	PCFG2	PCFG1	PCFG0	000- 0000	000- 0000
16h, Bank 5	ADRESL	A/D Resu	It Low Regi	ster					-	XXXX XXXX	uuuu uuuu
17h, Bank 5	ADRESH	A/D Resu	lt High Reg	ister						xxxx xxxx	uuuu uuuu

Legend: x = unknown, u = unchanged, - = unimplemented read as '0'. Shaded cells are not used for A/D conversion. Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

# **PIC17C75X**

NOTES:

## 17.0 SPECIAL FEATURES OF THE CPU

What sets a microcontroller apart from other processors are special circuits to deal with the needs of real-time applications. The PIC17CXXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator selection (Section 4.0)
- Reset (Section 5.0)
  - Power-on Reset (POR)
  - Power-up Timer (PWRT)
  - Oscillator Start-up Timer (OST)
- Brown-out Reset (BOR)
- Interrupts (Section 6.0)
- Watchdog Timer (WDT)
- SLEEP mode
- Code protection

The PIC17CXXX has a Watchdog Timer which can be shutoff only through EPROM bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 96 ms (nominal) on power-up only, designed to keep the part in RESET while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

The SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Reset or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LF crystal option saves power. Configuration bits are used to select various options. This configuration word has the format shown in Figure 17-1.

U - x	R/P - 1	R/P - 1	U - x	U - x	U - x	U - x	U - x	U - x	High (H) Table Read Addr.					
bit15 bit 8	PM2 bit 7	BODEN			—	—	—	 bit 0	FE0Fh - FE08h					
U - x	U - x	R/P - 1	U - x	R/P - 1	Low (L) Table Read Addr.									
	—	PM1		PM0	WDTPS1	WDTPS0	FOSC1	FOSC0	FE07h - FE00h					
bit15 bit 8	bit 7							bit 0						
bit 6H BODEN: Brown-out Detect Enable 1 = Brown-out Detect circuitry is enabled 0 = Brown-out Detect circuitry is disabled Bits 7LHCL + 4L BM2 BM4 BM0 Brossesser Made Select bits														
bits 7H:6L:4L <b>PM2, PM1, PM0</b> , Processor Mode Select bits 111 = Microprocessor Mode 110 = Microcontroller mode 101 = Extended microcontroller mode 000 = Code protected microcontroller mode														
bits 2L:3L														
bits 1L:0L FOSC1:FOSC0, Oscillator Select bits 11 = EC oscillator 10 = XT oscillator 01 = RC oscillator 00 = LF oscillator														
—	Reserve	ed												

## FIGURE 17-1: CONFIGURATION WORDS

## 17.1 <u>Configuration Bits</u>

The PIC17CXXX has eight configuration locations (Table 17-1). These locations can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. Any write to a configuration location, regardless of the data, will program that configuration bit. A TABLWT instruction is required to write to program memory locations. The configuration bits can be read by using the TABLRD instructions. Reading any configuration location between FE00h and FE07h will read the low byte of the configuration word (Figure 17-1) into the TABLATL register. The TABLATH register will be FFh. Reading a configuration location between FE08h and FE0Fh will read the high byte of the configuration word into the TABLATL register. The TABLATH register will be FFh.

Addresses FE00h thorough FE0Fh are only in the program memory space for microcontroller and code protected microcontroller modes. A device programmer will be able to read the configuration word in any processor mode. See programming specifications for more detail.

## TABLE 17-1: CONFIGURATION LOCATIONS

Bit	Address
FOSC0	FE00h
FOSC1	FE01h
WDTPS0	FE02h
WDTPS1	FE03h
PM0	FE04h
PM1	FE06h
BODEN	FE0Eh
PM2	FE0Fh

**Note:** When programming the desired configuration locations, they must be programmed in ascending order. Starting with address FE00h.

## 17.2 Oscillator Configurations

#### 17.2.1 OSCILLATOR TYPES

The PIC17CXXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1:FOSC0) to select one of these four modes:

- LF Low Power Crystal
- XT Crystal/Resonator
- EC External Clock Input
- RC Resistor/Capacitor

For information on the different oscillator types and how to use them, please refer to Section 4.0.

## 17.3 <u>Watchdog Timer (WDT)</u>

The Watchdog Timer's function is to recover from software malfunction. The WDT uses an internal free running on-chip RC oscillator for its clock source. This does not require any external components. This RC oscillator is separate from the RC oscillator of the OSC1/CLKIN pin. That means that the WDT will run, even if the clock on the OSC1/CLKIN and OSC2/CLKOUT pins have been stopped, for example, by execution of a SLEEP instruction. During normal operation and SLEEP mode, a WDT time-out generates a device RESET. The WDT can be permanently disabled by programming the configuration bits WDTPS1:WDTPS0 as '00' (Section 17.1).

Under normal operation, the WDT must be cleared on a regular interval. This time is less the minimum WDT overflow time. Not clearing the WDT in this time frame will cause the WDT to overflow and reset the device.

### 17.3.1 WDT PERIOD

The WDT has a nominal time-out period of 12 ms, (with postscaler = 1). The time-out periods vary with temperature, VDD and process variations from part to part (see DC specs). If longer time-out periods are desired, a postscaler with a division ratio of up to 1:256 can be assigned to the WDT. Thus, typical time-out periods up to 3.0 seconds can be realized.

The CLRWDT and SLEEP instructions clear the WDT and the postscaler (if assigned to the WDT) and prevent it from timing out thus generating a device RESET condition.

The  $\overline{\text{TO}}$  bit in the CPUSTA register will be cleared upon a WDT time-out.



## 17.3.2 CLEARING THE WDT AND POSTSCALER

The WDT and postscaler are cleared when:

- The device is in the reset state
- A SLEEP instruction is executed
- A CLRWDT instruction is executed
- Wake-up from SLEEP by an interrupt

The WDT counter/postscaler will start counting on the first edge after the device exits the reset state.


17.3.3 WDT PROGRAMMING CONSIDERATIONS

It should also be taken in account that under worst case conditions (VDD = Min., Temperature = Max., max. WDT postscaler) it may take several seconds before a WDT time-out occurs.

The WDT and postscaler is the Power-up Timer during the Power-on Reset sequence.

## 17.3.4 WDT AS NORMAL TIMER

When the WDT is selected as a normal timer, the clock source is the device clock. Neither the WDT nor the postscaler are directly readable or writable. The overflow time is 65536 Tosc cycles. On overflow, the  $\overline{\text{TO}}$  bit is cleared (device is not reset). The CLRWDT instruction can be used to set the  $\overline{\text{TO}}$  bit. This allows the WDT to be a simple overflow timer. The simple timer does not increment when in sleep.



## TABLE 17-2: REGISTERS/BITS ASSOCIATED WITH THE WATCHDOG TIMER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other resets (Note1)
—	Config	See Figu	re 17-1 fo		(Note 2)	(Note 2)					
06h, Unbanked	CPUSTA	—	—	STKAV	GLINTD	TO	PD	POR	BOR	11 1100	11 qq11

Legend: - = unimplemented read as '0', q - value depends on condition, shaded cells are not used by the WDT.

Note 1: Other (non power-up) resets include: external reset through MCLR and Watchdog Timer Reset.

<sup>2:</sup> This value will be as the device was programmed, or if unprogrammed, will read as all '1's.

## 17.4 Power-down Mode (SLEEP)

The Power-down mode is entered by executing a SLEEP instruction. This clears the Watchdog Timer and postscaler (if enabled). The  $\overline{PD}$  bit is cleared and the  $\overline{TO}$  bit is set (in the CPUSTA register). In SLEEP mode, the oscillator driver is turned off. The I/O ports maintain their status (driving high, low, or hi-impedance).

The  $\overline{\text{MCLR}/\text{VPP}}$  pin must be at a logic high level (VIHMC). A WDT time-out RESET does not drive the  $\overline{\text{MCLR}/\text{VPP}}$  pin low.

#### 17.4.1 WAKE-UP FROM SLEEP

The device can wake-up from SLEEP through one of the following events:

- POR
- External reset input on MCLR/VPP pin
- WDT Reset (if WDT was enabled)
- BOR
- Interrupt from RA0/INT pin, RB port change, T0CKI interrupt, or some peripheral Interrupts

The following peripheral interrupts can wake the device from SLEEP:

- Capture interrupts
- USART synchronous slave transmit interrupts
- USART synchronous slave receive interrupts
- A/D conversion complete
- SPI slave transmit / receive complete
- I<sup>2</sup>C slave receive

Other peripherals cannot generate interrupts since during SLEEP, no on-chip Q clocks are present.

Any reset event will cause a device reset. Any interrupt event is considered a continuation of program execution. The  $\overline{TO}$  and  $\overline{PD}$  bits in the CPUSTA register can

be used to determine the cause of device reset. The  $\overline{PD}$  bit, which is set on power-up, is cleared when SLEEP is invoked. The  $\overline{TO}$  bit is cleared if WDT time-out occurred (and caused wake-up).

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GLINTD bit. If the GLINTD bit is set (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GLINTD bit is clear (enabled), the device executes the instruction after the SLEEP instruction and then branches to the interrupt vector address. In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

Note: If the global interrupt is disabled (GLINTD is set), but any interrupt source has both its interrupt enable bit and the corresponding interrupt flag bit set, the device will immediately wake-up from sleep. The TO bit is set, and the PD bit is cleared.

The WDT is cleared when the device wakes from SLEEP, regardless of the source of wake-up.

#### 17.4.1.1 WAKE-UP DELAY

When the oscillator type is configured in XT or LF mode, the Oscillator Start-up Timer (OST) is activated on wake-up. The OST will keep the device in reset for 1024Tosc. This needs to be taken into account when considering the interrupt response time when coming out of SLEEP.

### FIGURE 17-3: WAKE-UP FROM SLEEP THROUGH INTERRUPT

				Q4 Q1 Q2 Q3 Q	
	' QI  Q2  Q3  Q4; '		4   Q1   Q2   Q3   	4 UI UZ U3 U	4' QI Q2 Q3 Q4' '
OSC1					
CLKOUT(4)		/			
INT	1 I			l l	1 I 1 I
(RA0/INT pin)	 			I	
INTF flag	I I		· · · · ·	1	Interrupt Latency (2)
	- I I I			1	
GLINTD bit	1		Processor		
INSTRUCTION	N FLOW		in SLEEP	 	
PC	< PC	C PC+1	XPC+2	X0004h	X 0005h
Instruction (	Inst (PC) = SLEEP	Inst (PC+1)		Inst (PC+2)	
Instruction (	Inst (PC-1)	SLEEP		Inst (PC+1)	Dummy Cycle
Note 1: XT or LF oscillator mode assumed. 2: Tost = 1024Tosc (drawing not to scale). This delay will not be there for RC osc mode. 3: When GLINTD = 0 processor jumps to interrupt routine after wake-up. If GLINTD = 1, execution will continue in line. 4: CL KOUT is not available in these osc modes, but shown here for timing reference.					

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

#### 17.4.2 MINIMIZING CURRENT CONSUMPTION

To minimize current consumption, all I/O pins should be either at VDD, or VSS, with no external circuitry drawing current from the I/O pin. I/O pins that are hi-impedance inputs should be pulled high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should be at VDD or VSS. The contributions from on-chip pull-ups on PORTB should also be considered, and disabled when possible.

#### 17.5 <u>Code Protection</u>

The code in the program memory can be protected by selecting the microcontroller in code protected mode (PM2:PM0 = '000').

In this mode, instructions that are in the on-chip program memory space, can continue to read or write the program memory. An instruction that is executed outside of the internal program memory range will be inhibited from writing to or reading from program memory.

Note:	Microchip does not recommend code pro-
	tecting windowed devices.

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

#### 17.6 In-Circuit Serial Programming

The PIC17C75X group of the high end family (PIC17CXXX) has an added feature that allows serial programming while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

Devices may be serialized to make the product unique, "special" variants of the product may be offered, and code updates are possible. This allows for increased design flexibility.

To place the device into the serial programming test mode, two pins will need to be placed at VIHH. These are the TEST pin and the MCLR/VPP pin. Also a sequence of events must occur as follows:

- 1. The TEST pin is placed at VIHH.
- 2. The  $\overline{\text{MCLR}}/\text{VPP}$  pin is placed at VIHH.


There is a setup time between step 1 and step 2 that must be met.

After this sequence the Program Counter is pointing to program memory address 0xFF60. This location is in the Boot ROM. The code initializes the USART/SCI so that it can receive commands. For this, the device must be clocked. The device clock source in this mode is the RA1/T0CKI pin. After delaying to allow the USART/SCI to initialize, commands can be received. The flow is shown in these 3 steps:

- 1. The device clock source starts.
- 2. Wait 80 device clocks for Boot ROM code to configure the USART/SCI.
- 3. Commands may now be sent.

For complete details of serial programming, please refer to the PIC17C75X Programming Specification. (Contact your local Microchip Technology Sales Office for availability.)

#### FIGURE 17-4: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



	During Programming						
Name	Function	Туре	Description				
RA4/RX1/DT1	DT	I/O	Serial Data				
RA5/TX1/CK1	СК	I	Serial Clock				
RA1/T0CKI	OSCI	I	Device Clock Source				
TEST	TEST	I	Test mode selection control input. Force to VIHH,				
MCLR/Vpp	MCLR/Vpp	Р	Master Clear reset and Device Programming Voltage				
Vdd	Vdd	Р	Positive supply for logic and I/O pins				
Vss	Vss	Р	Ground reference for logic and I/O pins				

### **18.0 INSTRUCTION SET SUMMARY**

The PIC17CXXX instruction set consists of 58 instructions. Each instruction is a 16-bit word divided into an OPCODE and one or more operands. The opcode specifies the instruction type, while the operand(s) further specify the operation of the instruction. The PIC17CXXX instruction set can be grouped into three types:

- byte-oriented
- bit-oriented
- literal and control operations.

These formats are shown in Figure 18-1.

Table 18-1 shows the field descriptions for the opcodes. These descriptions are useful for understanding the opcodes in Table 18-2 and in each specific instruction descriptions.

**byte-oriented instructions**, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' = '0', the result is placed in the WREG register. If 'd' = '1', the result is placed in the file register specified by the instruction.

**bit-oriented instructions**, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

**literal and control operations**, 'k' represents an 8- or 13-bit constant or literal value.

The instruction set is highly orthogonal and is grouped into:

- · byte-oriented operations
- bit-oriented operations
- literal and control operations

All instructions are executed within one single instruction cycle, unless:

- a conditional test is true
- the program counter is changed as a result of an instruction
- a table read or a table write instruction is executed (in this case, the execution takes two instruction cycles with the second cycle executed as a NOP)

One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 25 MHz, the normal instruction execution time is 160 ns. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 320 ns.

### TABLE 18-1: OPCODE FIELD DESCRIPTIONS

	DESCRIPTIONS
Field	Description
f	Register file address (00h to FFh)
р	Peripheral register file address (00h to 1Fh)
i	Table pointer control i = '0' (do not change) i = '1' (increment after instruction execution)
t	Table byte select t = '0' (perform operation on lower byte) t = '1' (perform operation on upper byte literal field, constant data)
WREG	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= '0' or '1') The assembler will generate code with $x = '0'$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select 0 = store result in WREG 1 = store result in file register f Default is d = '1'
u	Unused, encoded as '0'
S	Destination select 0 = store result in file register f and in the WREG 1 = store result in file register f Default is s = '1'
label	Label name
C,DC, Z,OV	ALU status bits Carry, Digit Carry, Zero, Overflow
GLINTD	Global Interrupt Disable bit (CPUSTA<4>)
TBLPTR	Table Pointer (16-bit)
TBLAT	Table Latch (16-bit) consists of high byte (TBLATH) and low byte (TBLATL)
TBLATL	Table Latch low byte
TBLATH	Table Latch high byte
TOS	Top of Stack
PC	Program Counter
BSR	Bank Select Register
WDT	Watchdog Timer Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the WREG register or the speci- fied register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
<>	Register bit field
E	In the set of
italics	User defined term (font is courier)

Table 18-2 lists the instructions recognized by the MPASM assembler.

Note 1: Any unused opcode is Reserved. Use of any reserved opcode may cause unexpected operation.

All instruction examples use the following format to represent a hexadecimal number:

0xhh


where h signifies a hexadecimal digit.

To represent a binary number:

0000 0100b

where b signifies a binary string.

#### FIGURE 18-1: GENERAL FORMAT FOR INSTRUCTIONS



#### 18.1 <u>Special Function Registers as</u> <u>Source/Destination</u>

The PIC17C75X's orthogonal instruction set allows read and write of all file registers, including special function registers. There are some special situations the user should be aware of:

#### 18.1.1 ALUSTA AS DESTINATION

If an instruction writes to ALUSTA, the Z, C, DC and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF ALUSTA will clear register ALUSTA, and then set the Z bit leaving 0000 0100b in the register.

#### 18.1.2 PCL AS SOURCE OR DESTINATION

Read, write or read-modify-write on PCL may have the following results:

Read PC:	$\text{PCH} \rightarrow \text{PCLATH}; \text{PCL} \rightarrow \text{dest}$
Write PCL:	PCLATH $\rightarrow$ PCH; 8-bit destination value $\rightarrow$ PCL
Read-Modify-Write:	$PCL \rightarrow ALU$ operand $PCLATH \rightarrow PCH;$ 8-bit result $\rightarrow PCL$

Where PCH = program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, WREG or f.

#### 18.1.3 BIT MANIPULATION

All bit manipulation instructions are done by first reading the entire register, operating on the selected bit and writing the result back (read-modify-write (R-M-W)). The user should keep this in mind when operating on some special function registers, such as ports.

Note:	Status bits that are manipulated by the
	device (including the Interrupt flag bits) are
	set or cleared in the Q1 cycle. So there is
	no issue on doing R-M-W instructions on
	registers which contain these bits


#### 18.2 <u>Q Cycle Activity</u>

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycle is the same as the device oscillator cycle (Tosc). The Q cycles provide the timing/designation for the Decode, Read, Process Data, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.

The four Q cycles that make up an instruction cycle (Tcy) can be generalized as:

- Q1: Instruction Decode Cycle or forced No operation
- Q2: Instruction Read Cycle or No operation
- Q3: Process the Data
- Q4: Instruction Write Cycle or No operation

Each instruction will show the detailed Q cycle operation for the instruction.



#### FIGURE 18-2: Q CYCLE ACTIVITY

#### TABLE 18-2: PIC17CXXX INSTRUCTION SET

Mnemonic,		Description		16-bit Opco	Status	Notes	
Operands				MSb	LSb	Affected	
BYTE-ORIE	NTED F	FILE REGISTER OPERATIONS					
ADDWF	f,d	ADD WREG to f	1	0000 111d ffff	ffff	OV,C,DC,Z	
ADDWFC	f,d	ADD WREG and Carry bit to f	1	0001 000d ffff	ffff	OV,C,DC,Z	
ANDWF	f,d	AND WREG with f	1	0000 101d ffff	ffff	Z	
CLRF	f,s	Clear f, or Clear f and Clear WREG	1	0010 100s ffff	ffff	None	3
COMF	f,d	Complement f	1	0001 001d ffff	ffff	Z	
CPFSEQ	f	Compare f with WREG, skip if f = WREG	1 (2)	0011 0001 ffff	ffff	None	6,8
CPFSGT	f	Compare f with WREG, skip if f > WREG	1 (2)	0011 0010 ffff	ffff	None	2,6,8
CPFSLT	f	Compare f with WREG, skip if f < WREG	1 (2)	0011 0000 ffff	ffff	None	2,6,8
DAW	f,s	Decimal Adjust WREG Register	1	0010 111s ffff	ffff	C	3
DECF	f,d	Decrement f	1	0000 011d ffff	ffff	OV,C,DC,Z	
DECFSZ	f,d	Decrement f, skip if 0	1 (2)	0001 011d ffff	ffff	None	6,8
DCFSNZ	f,d	Decrement f, skip if not 0	1 (2)	0010 011d ffff	ffff	None	6,8
INCF	f,d	Increment f	1	0001 010d ffff	ffff	OV,C,DC,Z	
INCFSZ	f,d	Increment f, skip if 0	1 (2)	0001 111d ffff	ffff	None	6,8
INFSNZ	f,d	Increment f, skip if not 0	1 (2)	0010 010d ffff	ffff	None	6,8
ORWF	f,d	Inclusive OR WREG with f	1	0000 100d ffff	ffff	Z	
MOVFP	f,p	Move f to p	1	011p pppp ffff	ffff	None	
MOVPF	p,f	Move p to f	1	010p pppp ffff	ffff	Z	
MOVWF	f	Move WREG to f	1	0000 0001 ffff	ffff	None	
MULWF	f	Multiply WREG with f	1	0011 0100 ffff	ffff	None	
NEGW	f,s	Negate WREG	1	0010 110s ffff	ffff	OV,C,DC,Z	1,3
NOP	_	No Operation	1	0000 0000 0000	0000	None	
RLCF	f,d	Rotate left f through Carry	1	0001 101d ffff	ffff	С	
RLNCF	f,d	Rotate left f (no carry)	1	0010 001d ffff	ffff	None	
RRCF	f,d	Rotate right f through Carry	1	0001 100d ffff	ffff	С	
RRNCF	f,d	Rotate right f (no carry)	1	0010 000d ffff	ffff	None	
SETF	f,s	Set f	1	0010 101s ffff	ffff	None	3
SUBWF	f,d	Subtract WREG from f	1	0000 010d ffff	ffff	OV,C,DC,Z	1
SUBWFB	f,d	Subtract WREG from f with Borrow	1	0000 001d ffff	ffff	OV,C,DC,Z	1
SWAPF	f,d	Swap f	1	0001 110d ffff	ffff	None	
TABLRD	t,i,f	Table Read	2 (3)	1010 10ti ffff	ffff	None	7
TABLWT	t,i,f	Table Write	2	1010 11ti ffff	ffff	None	5

Legend: Refer to Table 18-1 for opcode field descriptions.

Note 1: 2's Complement method.

2: Unsigned arithmetic.

- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.

Mnemonic,		Description C		16	6-bit Opco	ode	Status	Notes	
Operands				MSb	LSb		Affected		
TLRD	t,f	Table Latch Read	1	1010 0	Otx fff	f ffff	None		
TLWT	t,f	Table Latch Write	1	1010 0	ltx fff	f ffff	None		
TSTFSZ	f	Test f, skip if 0	1 (2)	0011 0	011 fff	f ffff	None	6,8	
XORWF	f,d	Exclusive OR WREG with f	1	0000 1	.10d fff	f ffff	Z		
BIT-ORIENT	ED FIL	E REGISTER OPERATIONS	1	1					
BCF	f,b	Bit Clear f	1	1000 1	.bbb fff	f ffff	None		
BSF	f,b	Bit Set f	1	1000 0	bbb fff	f ffff	None		
BTFSC	f,b	Bit test, skip if clear	1 (2)	1001 1	.bbb fff	f ffff	None	6,8	
BTFSS	f,b	Bit test, skip if set	1 (2)	1001 0	bbb fff	f ffff	None	6,8	
BTG	f,b	Bit Toggle f	1	0011 1	.bbb fff	f ffff	None		
LITERAL AN		NTROL OPERATIONS	1						
ADDLW	k	ADD literal to WREG	1	1011 0	001 kkk	k kkkk	OV,C,DC,Z		
ANDLW	k	AND literal with WREG	1	1011 0	101 kkk	k kkkk	Z		
CALL	k	Subroutine Call	2	111k k	kkk kkk	k kkkk	None	7	
CLRWDT	_	Clear Watchdog Timer	1	0000 0	000 000	0 0100	TO, PD		
GOTO	k	Unconditional Branch	2	110k k	kkk kkk	k kkkk	None	7	
IORLW	k	Inclusive OR literal with WREG	1	1011 0	011 kkk	k kkkk	Z		
LCALL	k	Long Call	2	1011 0	111 kkk	k kkkk	None	4,7	
MOVLB	k	Move literal to low nibble in BSR	1	1011 1	.000 uuu	u kkkk	None		
MOVLR	k	Move literal to high nibble in BSR	1	1011 1	.01x kkk	k uuuu	None		
MOVLW	k	Move literal to WREG	1	1011 0	000 kkk	k kkkk	None		
MULLW	k	Multiply literal with WREG	1	1011 1	.100 kkk	k kkkk	None		
RETFIE	_	Return from interrupt (and enable interrupts)	2	0000 0	000 000	0 0101	GLINTD	7	
RETLW	k	Return literal to WREG	2	1011 0	110 kkk	k kkkk	None	7	
RETURN	_	Return from subroutine	2	0000 0	000 000	0 0010	None	7	
SLEEP	_	Enter SLEEP Mode	1	0000 0	000 000	0 0011	TO, PD		
SUBLW	k	Subtract WREG from literal	1	1011 0	010 kkk	k kkkk	OV,C,DC,Z		
XORLW	k	Exclusive OR literal with WREG	1	1011 0	100 kkk	k kkkk	Z	1	

#### TABLE 18-2: PIC17CXXX INSTRUCTION SET (Cont.'d)

Legend: Refer to Table 18-1 for opcode field descriptions.

Note 1: 2's Complement method.

2: Unsigned arithmetic.

- 3: If s = '1', only the file is affected: If s = '0', both the WREG register and the file are affected; If only the Working register (WREG) is required to be affected, then f = WREG must be specified.
- 4: During an LCALL, the contents of PCLATH are loaded into the MSB of the PC and kkkk kkkk is loaded into the LSB of the PC (PCL)
- 5: Multiple cycle instruction for EPROM programming when table pointer selects internal EPROM. The instruction is terminated by an interrupt event. When writing to external program memory, it is a two-cycle instruction.
- 6: Two-cycle instruction when condition is true, else single cycle instruction.
- 7: Two-cycle instruction except for TABLRD to PCL (program counter low byte) in which case it takes 3 cycles.
- 8: A "skip" means that instruction fetched during execution of current instruction is not executed, instead an NOP is executed.

ADD	DLW	ADD Lite	ADD Literal to WREG					
Synt	ax:	[label] A	[ <i>label</i> ] ADDLW k					
Ope	rands:	$0 \le k \le 25$	55					
Ope	ration:	(WREG)	+ k $\rightarrow$ (V	VREG	<b>3</b> )			
State	us Affected:	OV, C, D0	C, Z					
Enco	oding:	1011	0001	kkk	k	kkkk		
Description:		the 8-bit lit	The contents of WREG are added to the 8-bit literal 'k' and the result is placed in WREG.					
Wor	ds:	1						
Cycl	es:	1	1					
QC	vcle Activity:							
	Q1	Q2	Q	Q3		Q4		
	Decode	Read literal 'k'	Proce Dat		-	Vrite to VREG		
<u>Exa</u>	<u>mple</u> :	ADDLW	0x15					
Before Instruction WREG = 0x10								
	After Instruct WREG =							

After	Instruct	ior
V	NREG =	0>

ADDWF	ADD WR	ADD WREG to f					
Syntax:	[ <i>label</i> ] A	[ label ] ADDWF f,d					
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	0 ≤ f ≤ 255 d ∈ [0,1]					
Operation:	(WREG) ·	+ (f) $\rightarrow$ (des	t)				
Status Affected	: OV, C, DO	C, Z					
Encoding:	0000	111d f:	fff ffff				
Description:	result is sto	0	'. If 'd' is 0 the 6. If 'd' is 1 the egister 'f'.				
Words:	1						
Cycles:	1						
Q Cycle Activity	y:						
Q1	Q2	Q3	Q4				
Decode	Read register 'f'	Process Data	Write to destination				
Example:	ADDWF	REG, 0					
Before Ins WREG REG							
After Instru WREG							

REG

=

0xC2

ADDWFC			ADD WREG and Carry bit to f					
Syntax:		[ label ] Al	DDWFC	f,c	ł			
Operands:		0 ≤ f ≤ 255 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1\right] \end{array}$					
Operation:		(WREG) +	- (f) + C -	$\rightarrow$ (d	est)			
Status Affect	ted:	OV, C, DC	, Z					
Encoding:		0001	000d	ff	ff	ffff		
Description:		memory loc placed in W	Add WREG, the Carry Flag and data memory location 'f'. If 'd' is 0, the result is placed in WREG. If 'd' is 1, the result is placed in data memory location 'f'.					
Words:		1						
Cycles:		1						
Q Cycle Acti	vity:							
Q1		Q2	Q3			Q4		
Deco	de	Read register 'f'	Proces Data			rite to ination		
Example:		ADDWFC	REG	0				
REG	ry bit							
REG	ry bit							

ANDLW	And Liter	al with \	NRE	G		
Syntax:	[ <i>label</i> ] ANDLW k					
Operands:	$0 \le k \le 25$	$0 \le k \le 255$				
Operation:	(WREG) .	(WREG) .AND. (k) $\rightarrow$ (WREG)				
Status Affected: Z						
Encoding:	1011	0101	kkk	k	kkkk	
Description:	The content the 8-bit lite WREG.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3			Q4	
Decode	Read literal 'k'	Proces Data		-	/rite to VREG	
Example:	ANDLW	0x5F				
Before Instru WREG	iction = 0xA3					

After Instruction WREG = 0x03

ANDWF	AND WRE	EG with f		BCF	:	Bit Clear	f		
Syntax:	[label] A	NDWF f,c	ł	Syn	tax:	[ <i>label</i> ] E	BCF f,l	C	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		Ope	rands:	$0 \le f \le 25$ $0 \le b \le 7$	5		
Operation:	(WREG) .	AND. (f) $\rightarrow$ (	dest)	Ope	ration:	$0 \rightarrow (f < b$	>)		
Status Affected:	Z			Stat	us Affected:	None			
Encoding:	0000	101d ff	ff ffff	Enc	oding:	1000	1bbb	ffff	ffff
Description: The contents of WREG are AND'ed with register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 the result is stored		Des	cription:	Bit 'b' in re	gister 'f' is	cleared	J.		
		Words: 1							
	back in reg			Cyc	les:	1			
Words:	1			QC	ycle Activity:				
Cycles:	1				Q1	Q2	Q3	5	Q4
Q Cycle Activity:					Decode	Read	Proce		Write
Q1	Q2	Q3	Q4			register 'f'	Data	a	register 'f'
Decode	Read register 'f'	Process Data	Write to destination	<u>Exa</u>	<u>mple</u> :	BCF	FLAG_R	EG, 7	1
Example:	ANDWF	REG, 1			Before Instr FLAG_F	uction REG = 0xC7			
Before Instru WREG REG		- /			After Instruc FLAG_F	tion REG = 0x47			
After Instruc WREG REG	tion = 0x17 = 0x02								

BSF Bit Set f								
Syntax: [ label ] BSF f,b								
Operands:	$0 \le f \le 253$ $0 \le b \le 7$	0 ≤ f ≤ 255 0 ≤ b ≤ 7						
Operation:	$1 \rightarrow (f < b >$	•)						
Status Affected:	None							
Encoding:	1000	0bbb	fff	f	ffff			
Description:	Bit 'b' in reg	gister 'f' is	set.					
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3			Q4			
Decode	Read register 'f'	Proces Data			Write gister 'f'			
Example:	Example: BSF FLAG_REG, 7							
Before Instru FLAG_RI	iction EG= 0x0A							
After Instruct FLAG_RI	tion EG= 0x8A							

BTFSC Bit Test, skip if Clear							
Synt	ax:	[label]	BTFSC f,	b			
Ope	rands:	$0 \le f \le 25$ $0 \le b \le 7$	$0 \le f \le 255$ $0 \le b \le 7$				
Ope	ration:	skip if (f<	b>) = 0				
Statu	us Affected:	None					
Enco	oding:	1001	1bbb	ffff	ffff		
Desc	cription:		register 'f' is is skipped.		the next		
		fetched du cution is d	iscarded, ai ead, making	rent inst nd a NOE	ruction exe-		
Word	ds:	1					
Cycl	es:	1(2)					
QC	cle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read register 'f'	Proce Data		No operation		
lf ski	p:						
	Q1	Q2	Q3		Q4		
	No operation	No operation	No operat	ion	No operation		
<u>Exar</u>	<u>nple</u> :	HERE FALSE TRUE	BTFSC : :	FLAG,1			
Before Instruction PC = address (HERE)							
	After Instructi If FLAG<1 PC If FLAG<1 PC	> = 0; = a(  > = 1;	ddress (TR	,			

BTFSS	BTFSS Bit Test, skip if Set						
Syntax:	[ <i>label</i> ] B	TFSS f,b	)				
Operands:	0 ≤ f ≤ 12 <sup>.</sup> 0 ≤ b < 7	$0 \le f \le 127$ $0 \le b < 7$					
Operation:	skip if (f <t< td=""><td colspan="6">skip if (f<b>) = 1</b></td></t<>	skip if (f <b>) = 1</b>					
Status Affected:	None						
Encoding:	1001	0bbb	ffff	ffff			
Description: If bit 'b' in register 'f' is 1 then the next instruction is skipped. If bit 'b' is 1, then the next instruction fetched during the current instruction e cution, is discarded and an NOP is exe- cuted instead, making this a two-cycle instruction.				ction Iction exe- is exe-			
Words:	1						
Cycles:	1(2)						
Q Cycle Activity:							
Q1	Q2	Q3		Q4			
Decode	Read register 'f'	Proce		No peration			
lf skip:							
Q1	Q2	Q3		Q4			
No operation	No operation	No operati	ion op	No peration			
Example:	FALSE	STFSS :	FLAG,1				
Before Instru PC		dress (HE	RE)				
After Instruc If FLAG- PC If FLAG- PC	<1> = 0; = ac <1> = 1;	ldress (FA					

BTG	Bit Toggl	e f				
Syntax:	[ <i>label</i> ] B	[ <i>label</i> ] BTG f,b				
Operands:	0 ≤ f ≤ 255 0 ≤ b < 7	$0 \le f \le 255$ $0 \le b < 7$				
Operation:	$(\overline{f} < b >) \rightarrow 0$	(f <b>)</b>				
Status Affected:	None					
Encoding:	0011	1bbb	ffff	ffff		
Description:	Bit 'b' in da inverted.	ta memory	location 'f	" is		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	(	Q4		
Decode	Read register 'f'	Process Data		/rite ster 'f'		
Example:	BTG I	PORTC, 4	Ł			
<u>Example</u> : Before Instru PORTC	uction:	PORTC, 4				

CAL	L	Subrouti	Subroutine Call						
Synt	ax:	[ label ] (	CALL k						
Ope	rands:	$0 \le k \le 40$	$0 \le k \le 4095$						
Ope	ration:	PC+ 1 $\rightarrow$ TOS, k $\rightarrow$ PC<12:0>, k<12:8> $\rightarrow$ PCLATH<4:0>; PC<15:13> $\rightarrow$ PCLATH<7:5>							
State	us Affected:	None							
Enco	oding:	111k	kkkk kl	kk	kkkk				
Description: Subroutine call within 8K page. First, return address (PC+1) is pushed onto the stack. The 13-bit value is loaded into PC bits<12:0>. Then the upper-eight bits of the PC are copied into PCLATH. CALL is a two-cycle instruction. See LCALL for calls outside 8K memory space.					ned onto baded copied ycle				
Wor	ds:	1							
Cycl	es:	2							
QC	vcle Activity:								
	Q1	Q2	Q3		Q4				
	Decode	Read literal 'k'<7:0>, Push PC to	Process Data	Wr	ite to PC				

	K <7.0≥,	Dala	
	Push PC to		
	stack		
No	No	No	No
operation	operation	operation	operation

Example: HERE CALL THERE

> **Before Instruction** PC = Address(HERE)

After Instruction

PC = Address(THERE) TOS = Address (HERE + 1)

Synta	ax:	[ <i>label</i> ] CL	RF f,s			
Oper	ands:	$0 \le f \le 25$	5			
Oper	ation:	$00h \rightarrow f, s$ $00h \rightarrow de$				
Statu	is Affected:	None				
Enco	oding:	0010	100s	ffff	ffff	
Desc	ription:	Clears the ister(s). s = 0: Data WREG are s = 1: Data cleared.	memory cleared.	location 'f	' and	
Worc	ls:	1				
Cycle	es:	1				
Q Cy	cle Activity:					
-	Q1	Q2	Q	3	Q4	
	Decode	Read register 'f'	Proce Dat	a re	Write gister 'f' and if pecified WREG	
<u>Exan</u>	nple:	CLRF	FLAG	_REG		
I	Before Instru FLAG_RI		:5A			
After Instruction FLAG_REG = 0x00						

Clear f

CLRF

© 1997 Microchip Technology Inc.

CLRWDT Clear Watchdog Timer								
Syntax:	[label] C	CLRWDT						
Operands:	None	None						
Operation:								
Status Affected:	TO, PD							
Encoding:	0000	0000 00	00 0100					
Description:	escription: CLRWDT instruction resets the Watch- dog Timer. It also resets the prescaler of the WDT. Status bits TO and PD are set.							
Words:	1							
Cycles:	1							
Q Cycle Activity:								
Q1	Q2	Q3	Q4					
Decode	No operation	Process Data	No operation					
Example: CLRWDT Before Instruction WDT counter = ?								
After Instructi WDT cour WDT Post TO PD	nter =	0x00 0 1 1						

COMF	Complem	nent f			
Syntax:	[label] (	COMF	f,d		
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1\right] \end{array}$				
Operation:	$(\overline{f}) \rightarrow (dest)$				
Status Affected:	Z				
Encoding:	0001	001d	ffff	ffff	
Description: The contents of register 'f' are comple mented. If 'd' is 0 the result is stored i WREG. If 'd' is 1 the result is stored back in register 'f'.				stored in	
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3	Q4	
Decode	Read register 'f'	Proce Dat		Vrite to stination	
Example:	COMF	REG	\$1,0		
Before Instru REG1	ction = 0x13				
After Instruct REG1 WREG	= 0x13				

CPF	SEQ	Compare skip if f =	f with WRE WREG	G,	CPF	SGT	Compare skip if f >	f with WRE WREG	G,		
Synta	ax:	[label] C	[label] CPFSEQ f			tax:	[ label ]	[label] CPFSGT f			
Oper	rands:	$0 \le f \le 255$	5		Ope	erands:	$0 \le f \le 25$	$0 \le f \le 255$			
Oper	ration:	(f) – (WREG), skip if (f) = (WREG) (unsigned comparison)		Оре	eration:	skip if (f) >	(f) – (WREG), skip if (f) > (WREG) (unsigned comparison)				
Statu	us Affected:	None			Stat	us Affected:	None				
Enco	oding:	0011	0001 fff	f ffff	Enc	oding:	0011	0010 ff	ff ffff		
Desc	cription:	location 'f' t performing If 'f' = WRE tion is disca	the contents of o the contents an unsigned s G then the feto arded and an N ad making this	of WREG by ubtraction. thed instruc- IOP is exe-	Des	cription:	location 'f' by perform If the conte contents of instruction executed ir	to the contents ing an unsign ents of 'f' are g WREG then t is discarded a nstead making	ind an NOP is		
Word	ds:	1			Wor	de	two-cycle i 1	ISTIUCTION.			
Cycle	es:	1 (2)			Cyc		1 (2)				
Q Cy	cle Activity:										
r	Q1	Q2	Q3	Q4	QC	ycle Activity: Q1	Q2	Q3	Q4		
	Decode	Read register 'f'	Process Data	No operation		Decode	Read	Process	No		
lf ski	p:				lf sk	/in·	register 'f'	Data	operation		
ſ	Q1	Q2	Q3	Q4	11 510	ρ. Q1	Q2	Q3	Q4		
	No operation	No operation	No operation	No operation		No	No	No	No		
L	oporation	oporation	oporation	oporation		operation	operation	operation	operation		
<u>Exan</u>	nple:	NEQUAL	CPFSEQ REG : :		<u>Exa</u>	<u>mple</u> :	HERE NGREATER GREATER	CPFSGT R : :	EG		
I	Before Instru					Before Instr					
	PC Addre WREG	ess = HE = ?	RE			PC		dress (HERE	)		
	REG	= ?				WREG	= ?				
	After Instruct If REG PC If REG PC	= WI = Ad ≠ WI	REG;  dress (EQUAL REG;  dress (NEQUA			After Instruc If REG PC If REG PC	> W = Ac ≤ W	REG; Idress (GREA REG; Idress (NGRE.			

Synta: Opera Opera Status Encod Descri	inds: ition: S Affected: ling:	location 'f' t performing If the conte	5 G), (WREG) compariso 0000 the conter o the conter	n) ffff its of data	ffff	
Opera Status Encod Descri	ition: S Affected: ling:	(f) – (WREC skip if (f) < (unsigned of None 0011 Compares t location 'f' t performing If the conte	G), (WREG) compariso	ffff its of data		
Status Encod Descri	s Affected: ling:	skip if (f) < (unsigned of None 0011 Compares location 'f' t performing If the conte	(WREG) compariso 0000 the conter o the cont	ffff its of data		
Encod Descri	ling:	0011 Compares location 'f' t performing If the conte	the conter o the cont	its of data		
Descri	-	Compares location 'f' t performing If the conte	the conter o the cont	its of data		
	iption:	location 'f' t performing If the conte	o the cont		momory	
Words		Compares the contents of data memory location 'f' to the contents of WREG by performing an unsigned subtraction. If the contents of 'f' are less than the contents of WREG, then the fetched instruction is discarded and an NOP is executed instead making this a two-cycle instruction.				
	8:	1				
Cycles	s:	1 (2)				
Q Cyc	le Activity:					
_	Q1	Q2	Q3		Q4	
	Decode	Read register 'f'	Proces Data		No peration	
If skip:			Data			
	Q1	Q2	Q3		Q4	
	No	No	No		No	
	operation	operation	operati	on or	peration	
<u>Exam</u> ı B	efore Instru PC	NLESS LESS ction	CPFSLT F : : dress (HI			
	W	= ?				
After InstructionIf REG<						

DAW	Decimal	Adjust V	VREG R	egister	
Syntax:	[ <i>label</i> ] D	AW f,s			
Operands:	0 ≤ f ≤ 255 s ∈ [0,1]				
Operation:	If [WREG<3:0> >9] .OR. [DC = 1] then WREG<3:0> + 6 $\rightarrow$ f<3:0>, s<3:0>; else WREG<3:0> $\rightarrow$ f<3:0>, s<3:0>;				
	If [WREG<7:4> >9] .OR. [C = 1] then WREG<7:4> + 6 $\rightarrow$ f<7:4>, s<7:4> else WREG<7:4> $\rightarrow$ f<7:4>, s<7:4>				
Status Affected:	C	SI.12 /	127.42, 04		
Encoding:	0010	111s	ffff	ffff	
Description:	<ul> <li>DAW adjusts the eight bit value in WREG resulting from the earlier addi- tion of two variables (each in packed BCD format) and produces a correct packed BCD result.</li> <li>s = 0: Result is placed in Data memory location 'f' and WREG.</li> <li>s = 1: Result is placed in Data memory location 'f'.</li> </ul>				
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q3	5	Q4	
Decode	Read register 'f'	Proce Data	a re ar sp	Write gister 'f' nd other pecified egister	
Example1:	DAW RE	G1, 0			
Before Instru	ction				

Before Instruction					
	WREG	=	0xA5		
	REG1	=	??		
	С	=	0		
	DC	=	0		
Afte	r Instruct	ion			
	WREG	=	0x05		
	REG1	=	0x05		
	С	=	1		
	DC	=	0		
Example	<u>2</u> :				
Defe					
Deic	ore Instru	ctior	1 I		
Deic	ore Instru WREG	ctior =	0xCE		
Deit			-		
Deit	WREG	=	0xCE		
Deit	WREG REG1	=	0xCE ??		
	WREG REG1 C	= = =	0xCE ?? 0		
	WREG REG1 C DC	= = =	0xCE ?? 0		
	WREG REG1 C DC r Instruct	= = = =	0xCE ?? 0 0		
	WREG REG1 C DC r Instruct WREG	= = = ion =	0xCE ?? 0 0 0		
	WREG REG1 C DC r Instruct WREG REG1	= = = ion =	0xCE ?? 0 0 0 0x24 0x24		

DECF	Decremer	nt f				
Syntax:	[label] [	DECF f,d				
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$					
Operation:	$(f) - 1 \rightarrow (dest)$					
Status Affected:	OV, C, DC	, Z				
Encoding:	0000	011d ff	ff ffff			
Description: Decrement register 'f'. If 'd' is 0 the result is stored in WREG. If 'd' is 1 result is stored back in register 'f'.						
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
Example:DECFCNT,1Before Instruction $CNT = 0x01$ $Z = 0$ 0After Instruction $CNT = 0x00$ $Z = 1$						

DECFSZ	Decremer	nt f, skip if (	)			
Syntax:	[ <i>label</i> ] [	DECFSZ f,c	1			
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5				
Operation:	(f) – 1 $\rightarrow$ (skip if resu					
Status Affected	None					
Encoding:	0001	011d ff	ff ffff			
Description:	mented. If 'd WREG. If 'd back in regi If the result which is alr and an NOI	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded, and an NOP is executed instead mak- ing it a two-cycle instruction.				
Words:	1					
Cycles:	1(2)					
Q Cycle Activity	:					
Q1	Q2	Q3	Q4			
Decode	Read register 'f'	Process Data	Write to destination			
If skip:						
Q1	Q2	Q3	Q4			
No operation	No operation	No operation	No operation			
Example:	HERE	DECFSZ GOTO	CNT, 1 LOOP			
	CONTINUE					
Before Inst PC		S (HERE)				
After Instru CNT If CNT PC If CNT PC	= CNT - 1 = 0; C = Address $\neq 0;$	S (CONTINUE S (HERE+1)	)			

DCF	FSNZ Decrement f, skip if not 0				
Synt	ax:	[ <i>label</i> ] D	CFSNZ	f,d	
Ope	rands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		
Ope	ration:	(f) – 1 $\rightarrow$ skip if not			
State	us Affected:	None			
Enco	oding:	0010	011d	ffff	ffff
Des	cription:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed i WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is not 0, the next instruc- tion, which is already fetched, is dis- carded, and an NOP is executed instead making it a two-cycle instruc- tion.			
Word	ds:	1			
Cycl	es:	1(2)			
QC	vcle Activity:				
	Q1	Q2	Q	3	Q4
	Decode	Read	Proce		Write to
lf ski	in:	register 'f'	Dat	a de	estination
11 314	φ. Q1	Q2	Q	3	Q4
	No	No	No		No
	operation	operation	opera	tion c	peration
<u>Exar</u>	<u>mple</u> :	HERE ZERO NZERO	DCFSNZ : :	TEMP,	1
	Before Instru TEMP_V		?		
	After Instruct TEMP_V If TEMP_ PC If TEMP_ PC	ALUE = VALUE = =	0; Addre 0;	P_VALUE ess (zero ess (nzer	))

GOTO	Uncondit	Unconditional Branch				
Syntax:	[ label ]	GOTO	k			
Operands:	$0 \le k \le 81$	$0 \le k \le 8191$				
Operation:	k → PC<12:0>; k<12:8> → PCLATH<4:0>, PC<15:13> → PCLATH<7:5>					
Status Affected:	None					
Encoding:	110k	kkkk	kkkk	kkkk		
anywhere within an 8K page bound- ary. The thirteen bit immediate value loaded into PC bits <12:0>. Then the upper eight bits of PC are loaded int PCLATH. GOTO is always a two-cycl instruction.						
Words:	1					
Cycles:	2					
Q Cycle Activity:						
Q1	Q2	Q3	3	Q4		
Decode	Read literal 'k'	Proce Dat		Write to PC		
No operation	No operation	No operat		No operation		
operation	operation	opera		operation		
Example:	GOTO THE	RE				
After Instruct	tion					

PC = Address (THERE)

INCF	Incremen	tf		
Syntax:	[ label ]	INCF f	,d	
Operands:	0 ≤ f ≤ 255 d ∈ [0,1]	5		
Operation:	(f) + 1 $\rightarrow$ (	dest)		
Status Affected:	OV, C, DC	, Z		
Encoding:	0001	010d	ffff	ffff
Description:	The conten mented. If ' WREG. If 'c back in reg	d' is 0 the d' is 1 the	e result is	placed in
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Proce Data		Nrite to
	regiotor i	Data	a ue	estination
Example:	INCF	CNT,		estination
Example: Before Instru	INCF			estination
Before Instru CNT	INCF Inction = 0xFF			estination
Before Instru	INCF			estination

INCFS	SZ	Incremen	t f, skip if 0				
Syntax	x:	[ label ]	INCFSZ f,c				
Opera	inds:	0 ≤ f ≤ 255 d ∈ [0,1]	5				
Opera	ition:		(f) + 1 $\rightarrow$ (dest) skip if result = 0				
Status	Affected:	None					
Encod	ling:	0001	111d ff	ff ffff			
Descri	iption:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed i WREG. If 'd' is 1 the result is placed back in register 'f'. If the result is 0, the next instruction, which is already fetched, is discarded and an NOP is executed instead mak- ing it a two-cycle instruction.					
Words	8:	1					
Cycles	s:	1(2)	1(2)				
Q Cyc	le Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	Write to destination			
If skip:	:		Dala	uestination			
	Q1	Q2	Q3	Q4			
	No operation	No operation	No operation	No operation			
<u>Exam</u>	<u>ple</u> :		INCFSZ C : :	NT, 1			
В	efore Instru	iction					
	PC	= Address	S (HERE)				
A	fter Instruct CNT If CNT PC If CNT PC	= CNT + 7 = 0; = Address ≠ 0;	1 s(zero) s(nzero)				

INFS	INFSNZ Increment f, skip if not 0						
Synta	ax:	[label] I	NFSNZ	f,d			
Opera	ands:	0 ≤ f ≤ 25 d ∈ [0,1]	5				
Opera	ation:		(f) + 1 $\rightarrow$ (dest), skip if not 0				
Statu	s Affected:	None					
Enco	ding:	0010	010d	ffff	ffff		
Description: The contents of register 'f' are incre mented. If 'd' is 0 the result is place WREG. If 'd' is 1 the result is place back in register 'f'. If the result is not 0, the next instruct which is already fetched, is discard and an NOP is executed instead m ing it a two-cycle instruction.				placed in blaced struction, scarded,			
Word	s:	1					
Cycle	es:	1(2)					
Q Cy	cle Activity:						
	Q1	Q2	Q3	6	Q4		
	Decode	Read register 'f'	Proce Data		Vrite to stination		
lf skip	D:						
г	Q1	Q2	Q3		Q4		
	No operation	No operation	No operat		No peration		
<u>Exam</u>	<u>nple</u> :	HERE ZERO NZERO	INFSNZ	REG, 1			
E	Before Instru REG	iction = REG					
After Instruction REG = REG + 1 If REG = 1; PC = Address (ZERO) If REG = 0; PC = Address (NZERO)							

IORLW	Inclusive OR Literal with WREG					
Syntax:	[ label ]	IORLW	k			
Operands:	$0 \le k \le 25$	5				
Operation:	(WREG) .OR. (k) $\rightarrow$ (WREG)				G)	
Status Affected:	Z					
Encoding:	1011	0011	kkk	ĸk	kkkk	
Description:	The conter the eight bi placed in V	it literal 'k				
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3		Q4	
Decode	Read literal 'k'	Proce Data		-	Vrite to VREG	
Example:	IORLW	0x35				
Before Instru WREG	ction = 0x9A					

After Instruction WREG = 0xBF

IORWF	Inclusive	OR WREG	with f	LCA	LL	Long Call	l	
Syntax:	[label]	ORWF f,d		Synt	tax:	[ label ]	LCALL k	
Operands:	0 ≤ f ≤ 255	5		Ope	rands:	$0 \le k \le 25$	5	
	d ∈ [0,1]			Ope	ration:	PC + 1 $\rightarrow$	,	
Operation:	. ,	$OR.\left(f\right)  ightarrow (deta)$	est)			$k \rightarrow PCL$ ,	(PCLATH)	$\rightarrow PCH$
Status Affected	Z			Stat	us Affected:	None		
Encoding:	0000	100d ff	ff ffff	Enco	oding:	1011	0111 }	kkk kkkk
Description:	'd' is 0 the re	R WREG with esult is placed esult is placed			cription:	tine call to a gram memo	anywhere w ory space.	nditional subrou- ithin the 64K pro- s (PC + 1) is
Words:	1					pushed ont	o the stack.	A 16-bit desti- loaded into the
Cycles:	1							ower 8-bits of
Q Cycle Activity	:							s is embedded in per 8-bits of PC
Q1	Q2	Q3	Q4	1				holding latch,
Decode	Read register 'f'	Process Data	Write to destination			PCLATH.		
	register i	Data	uestination	Wor	ds:	1		
Example:	IORWF RE	ESULT, O		Cycl	es:	2		
Before Inst	ruction			QC	ycle Activity:			
RESUL					Q1	Q2	Q3	Q4
WREG After Instru					Decode	Read literal 'k'	Process Data	Write register PCL
RESUL WREG					No operation	No operation	No operatior	No operation
				<u>Exa</u>	<u>mple</u> :	MOVPF WI	IGH(SUBRC REG, PCLA DW(SUBROU	TH

Before Instruction SUBROUTINE =

After Instruction PC

PC

16-bit Address

= Address (SUBROUTINE)

? =

ΜΟν	/FP	MOVFP Move f to p					
Synta	ax:	[ <i>label</i> ] [	MOVFP	f,p			
Oper	ands:	$0 \le f \le 25$ $0 \le p \le 3^{-1}$	•				
Oper	ation:	$(f) \to (p)$					
Statu	us Affected:	None					
Enco	oding:	011p	pppp	ffff	ffff		
Desc	ription:	to data me can be any space (00) to 1Fh. Either 'p' c special site MOVFP is p ring a data eral registe	Either 'p' or 'f' can be WREG (a useful special situation). MOVFP is particularly useful for transferring a data memory location to a peripheral register (such as the transmit buffer or an I/O port). Both 'f' and 'p' can be				
Word	ds:	1					
Cycle	es:	1					
Q Cy	cle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Proce Dat		Write register 'p'		
Exan	nple:	MOVFP	REG1, F	REG2			

D - (	I
Before	Instruction

REG1	=	0x33,		
REG2	=	0x11		
After Instruction				
REG1	=	0x33,		
REG2	=	0x33		

Syntax:	[ labe	e/] M	OVLB	k		
Operands:	0 ≤ k	≤ 15				
Operation:	$k \to$	(BSR<	3:0>)			
Status Affec	ted: None	9				
Encoding:	10	1011 1000 uuuu kkkk				
Description:	Bank Iow 4 are at is und	Select I -bits of t	Registe he Ban The up . The a	r (BSR) k Selector ber half ssemble	ed in the . Only the .t Register of the BSF er will	
Words:	1					
Cycles:	1					
	vity:					
Q Cycle Act		-	~~		Q4	
Q Cycle Acti Q1	Qź	2	Q3		Q4	

Before Instruction	ר	
BSR register	=	0x22
After Instruction		
BSR register	=	0x25 (Bank 5)

MO	VLR	Move Lite BSR	Move Literal to high nibble in BSR				
Syn	tax:	[ label ]	MOVLR	k			
Оре	rands:	$0 \le k \le 15$	5				
Оре	ration:	k  ightarrow (BSF	R<7:4>)				
Stat	us Affected:	None					
Enc	oding:	1011	101x	kkkk	uuuu		
Description: The 4-bit literal 'k' is loaded most significant 4-bits of th Select Register (BSR). Onl 4-bits of the Bank Select R are affected. The lower hall BSR is unchanged. The as will encode the "u" fields as					Bank the high gister of the embler		
Wor	ds:	1	1				
Сус	les:	1	1				
QC	ycle Activity:						
	Q1	Q2	Q3		Q4		
	Decode	Read literal 'k'	Proce Data	a lit	Write teral 'k' to SR<7:4>		
<u>Exa</u>	<u>mple</u> :	MOVLR	5				
	Before Instru BSR regi	0	:22				
	After Instruct	ion					

BSR register = 0x52

MOVLW Move Literal to WREG								
Synt	ax:	[ label ]	[ <i>label</i> ] MOVLW k					
Ope	rands:	$0 \le k \le 25$	55					
Operation: $k \rightarrow (WREG)$								
Status Affected: None								
Encoding: 1011 0000 kkkk k					kkkk			
Des	cription:	The eight WREG.	The eight bit literal 'k' is loaded into WREG.					
Wor	ds:	1						
Cycl	es:	1						
QC	vcle Activity:							
	Q1	Q2	Q3	3		Q4		
	Decode	Read	Proce		-	Vrite to		
		literal 'k'	Dat	a	۷	VREG		

Example: MOVLW 0x5A

After Instruction WREG = 0x5A

MOVPF	Move p to	f				
Syntax:	[ <i>label</i> ] M	OVPF p,f				
Operands:	0 ≤ f ≤ 255 0 ≤ p ≤ 31	5				
Operation:	$(p) \rightarrow (f)$					
Status Affected:	Z					
Encoding:	010p	pppp ffi	f ffff			
Description:	'p' to data m 'f' can be an space (00h to 1Fh.	Move data from data memory location 'p' to data memory location 'f'. Location 'f' can be anywhere in the 256 byte data space (00h to FFh) while 'p' can be 00h to 1Fh.				
	Either 'p' or 'f' can be WREG (a useful special situation).					
	MOVPF is particularly useful for transfer- ring a peripheral register (e.g. the timer or an I/O port) to a data memory loca- tion. Both 'f' and 'p' can be indirectly addressed.					
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read register 'p'	Process Data	Write register 'f'			
Example:	MOVPF F	REG1, REG2				
Before Instru						
REG1 = 0x11 REG2 = 0x33						

0x11 0x11

REG2	=
After Instruction	
REG1	=
REG2	=

MOVWF	Move WF	Move WREG to f				
Syntax:	[ label ]	Movwf	= f			
Operands:	$0 \le f \le 25$	5				
Operation:	(WREG) -	$\rightarrow$ (f)				
Status Affected:	None					
Encoding:	0000	0001	fff	f	ffff	
Description:	Move data Location 'f' word data	can be a		•		
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	3		Q4	
Decode	Read register 'f'	Proce Data			Write gister 'f'	
Example:	MOVWF	REG				
Before Instru WREG	ction = 0x4F					

WILLO	_	0741
REG	=	0xFF
After Instruc	tion	
WREG	=	0x4F
REG	=	0x4F

MULLW	Multiply L	iteral with	WREG	MU	LWF	Multiply \	WREG with f	F	
Syntax:	[ label ]	MULLW k		Syn	tax:	[label] MULWF f			
Operands:	$0 \le k \le 25$	5		Ope	erands:	$0 \le f \le 25$	5		
Operation:	(k x WRE	$G) \rightarrow PROD$	H:PRODL	Ope	eration:	(WREG x	f) $\rightarrow$ PRODF	I:PRODL	
Status Affected:	None			Stat	us Affected:	None			
Encoding:	1011	1100 kk	kk kkkk	Enc	oding:	0011	0100 fff	f fff	
Description:	out betwee and the 8-b result is pla register pai high byte. WREG is u None of the Note that n is possible	d multiplicatio n the contents it literal 'k'. Th ced in PRODI r. PRODH cor nchanged. e status flags a either overflov in this operatio ssible but not	of WREG e 16-bit H:PRODL ntains the are affected. v nor carry on. A zero	Des	cription:	out betwee and the reg 16-bit resu PRODH:PF PRODH cc Both WRE None of the Note that n is possible	ad multiplication on the contents gister file locati It is stored in the RODL register ontains the high G and 'f' are ur e status flags a neither overflow in this operation ssible but not of	of WREG on 'f'. The pair. h byte. hchanged. are affected. v nor carry on. A zero	
Words:	1			Woi	ds:	1			
Cycles:	1			Сус	les:	1			
Q Cycle Activity:				QC	ycle Activity:				
Q1	Q2	Q3	Q4		Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Process Data	Write registers PRODH: PRODL		Decode	Read register 'f'	Process Data	Write registers PRODH: PRODL	
Example:	MULLW	0xC4		<u>Exa</u>	mple:	MULWF	REG		
Before Instru WREG PRODH PRODL After Instruct WREG PRODH PRODL	= 0x $= ?$ $= ?$ tion $= 0x$ $= 0x$	E2 C4 AD 08			Before Instr WREG REG PRODH PRODL After Instruct WREG REG PRODH PRODL	= 0; = 0; = ?; = ? ction = 0; = 0;	xC4 xB5 xC4 xB5 x8A x94		

NEGW	Negate W	,		
Syntax:	[ <i>label</i> ] N	EGW f,	,S	
Operands:	0 ≤ F ≤ 25 s ∈ [0,1]	5		
Operation:	WREG + 2 WREG + 2			
Status Affected:	OV, C, DC	, Z		
Encoding:	0010	110s	ffff	ffff
Description:	WREG is no ment. If 's' is WREG and 's' is 1 the r memory loc	s 0 the resi data mem esult is pla	ult is pla ory loca	ced in tion 'f'. If
Words:	1			
Cycles:	1			
Q Cycle Activity:				
Q1	Q2	Q3		Q4
Decode	Read register 'f'	Process Data	re an	Write gister 'f' d other becified egister
Example:	NEGW R	EG,0		
Before Instr WREG REG	= 0011 1	.010 <b>[0x3A</b> .011 <b>[0xAE</b>		
After Instruc	ction		_	

WREG	=	1100	0111 <b>[0xC6]</b>
REG	=	1100	0111 <b>[0xC6]</b>

NOF	)	No Opera	ation			
Synt	ax:	[ label ]	NOP			
Ope	rands:	None				
Ope	ration:	No operation				
State	us Affected:	None				
Enco	oding:	0000 0000 0000 0000				
Des	cription:	No operati	on.			
Wor	ds:	1				
Cycl	es:	1				
QC	ycle Activity:					
	Q1	Q2	Q3	3		Q4
	Decode	No	No			No
		operation	opera	tion	ор	eration

Example:

None.

; End of table

: RETLW kn

0x07

value of k7

**Before Instruction** WREG =

After Instruction WREG =

RET	FIE	Return fro	om Interrupt	t	REI	LW	Return Li	teral to WRI	EG
Synt	ax:	[ label ]	RETFIE		Syn	tax:	[ label ]	RETLW k	
Ope	rands:	None			Ope	erands:	$0 \le k \le 255$		
Ope	ration:	TOS $\rightarrow$ (P 0 $\rightarrow$ GLIN PCLATH is			·	eration:	PCLATH is	$G; TOS \rightarrow s$ unchanged	
Stat	us Affected:	GLINTD	sunchangeu	•	Stat	us Affected:	None		
					Enc	oding:	1011	0110 kkl	kk kkkk
	oding: cription:	and Top of 3 PC. Interrup the GLINTE	n Interrupt. Sta Stack (TOS) is ots are enabled bit. GLINTD is sable bit (CPU	ck is POP'ed loaded in the d by clearing is the global	] Des Wor	cription: ds:	'k'. The proo the top of th	gram counter i le stack (the re ddress latch (F	eight bit literal s loaded from eturn address). PCLATH)
Word	ds:	1			Cvc	les:	2		
Cycl	es:	2			,	ycle Activity:			
QC	cle Activity:					Q1	Q2	Q3	Q4
	Q1	Q2	Q3	Q4		Decode	Read	Process	POP PC
	Decode	No operation No	Clear GLINTD No	POP PC from stack No			literal 'k'	Data	from stack, Write to WREG
	operation	operation	operation	operation		No operation	No operation	No operation	No operation
Exar	nple:	RETFIE							
	After Interrup PC GLINTD	= TOS			<u>Exa</u>	<u>mple</u> :	CALL TAI : TABLE ADDWF P RETLW ki RETLW ki	<pre>; offset ; WREG n ; table C ; WREG = 0 ; Begin t</pre>	ow has value offset

RET	URN	Return from Subroutine						
Synt	ax:	[ label ]	RETUR	N				
Ope	rands:	None						
Ope	ration:	$TOS\toP$	$TOS \rightarrow PC;$					
State	us Affected:	None						
Enco	oding:	0000	0000	0000	0010			
Des	cription:	Return from subroutine. The stack is popped and the top of the stack (TOS) is loaded into the program counter.						
Wor	ds:	1						
Cycl	es:	2						
QC	ycle Activity:							
	Q1	Q2	Q3	8	Q4			
	Decode	No operation	Proce Data		POP PC from stack			
	No operation	No operation	No operat		No operation			

After Interrupt PC = TOS

RLCF		.eft f thro		чy
Syntax:	[ label ]	RLCF	f,d	
Operands:	$0 \le f \le 2t$ $d \in [0,1]$	55		
Operation:	$f < n > \rightarrow 0$ $f < 7 > \rightarrow 0$ $C \rightarrow d < 0$	);		
Status Affected:	С			
Encoding:	0001	101d	ffff	ffff
Description:	one bit to Flag. If 'd'	-	ough the sult is pla	Carry ced in
Words:	1			
Qualasi	1			
Cycles:	•			
Q Cycle Activity:	•			
-	Q2	Q3		Q4
Q Cycle Activity:		Q3 Proces Data	-	Q4 rite to tination
Q Cycle Activity:	Q2 Read	Proces Data	-	rite to
Q Cycle Activity: Q1 Decode Example: Before Instru	Q2 Read register 'f'	Proces Data	des	rite to
Q Cycle Activity: Q1 Decode Example:	Q2 Read register 'f'	Proces Data REC	des	rite to

RLNCF	Rotate Left f (no carry)
Syntax:	[label] RLNCF f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$
Operation:	$f < n > \rightarrow d < n+1 >;$ $f < 7 > \rightarrow d < 0 >$
Status Affected:	None
Encoding:	0010 001d ffff ffff
Description:	The contents of register 'f' are rotated one bit to the left. If 'd' is 0 the result is placed in WREG. If 'd' is 1 the result is stored back in register 'f'.
Words:	1
Cycles:	1
Q Cycle Activity:	
Q1	Q2 Q3 Q4
Decode	ReadProcessWrite toregister 'f'Datadestination
Example:	RLNCF REG, 1
Before Instru	iction
C REG	= 0 = 1110 1011
After Instruc C REG	tion = = 1101 0111

RRCF	Rotate Ri	ght f thr	ough C	arry
Syntax:	[ label ]	RRCF	f,d	
Operands:	$\begin{array}{l} 0 \leq \mathrm{f} \leq 25\mathrm{f} \\ \mathrm{d} \in \ [0,1] \end{array}$	5		
Operation:	$f < n > \rightarrow d < f < 0 > \rightarrow C$ $C \rightarrow d < 7 > c$	;		
Status Affected:	С			
Encoding:	0001	100d	ffff	ffff
Description:	The conten one bit to th Flag. If 'd' is WREG. If 'd back in reg	he right the s 0 the res d' is 1 the ister 'f'.	rough th sult is pla	e Carry Iced in
Words:	1			
Cycles:	1			
-				
Q Cycle Activity:				
•	Q2	Q3		Q4
Q Cycle Activity:	Q2 Read register 'f'	Q3 Proce Data	ss	Q4 Write to estination
Q Cycle Activity:	Read	Proce Data	ss	Nrite to
Q Cycle Activity: Q1 Decode	Read register 'f'	Proce Data	ss de	Nrite to
Q Cycle Activity: Q1 Decode Example:	Read register 'f'	Proce Data	ss de	Nrite to
Q Cycle Activity: Q1 Decode Example: Before Instru REG1 C After Instruct	Read register 'f' RRCF Joction = 1110 ( = 0	Proce Data	ss de	Nrite to
Q Cycle Activity: Q1 Decode Example: Before Instru REG1 C	Read register 'f'           RRCF           uction           =           1110 ( =           0           tion           =           1110 (	Proce Data	ss de	Nrite to

Syntax:[ label ]RRNCF f,dOperands: $0 \le f \le 255$ $d \in [0,1]$ Operation: $f < n > \rightarrow d < n - 1 >$ ; $f < 0 > \rightarrow d < 7 >$ Status Affected:NoneEncoding: $0010$ $000d$ Description:The contents of register 'f' are rotatione bit to the right. If 'd' is 0 the resuplaced in WREG. If 'd' is 1 the resuplaced back in register 'f'.	ult is
$d \in [0,1]$ Operation: $f < n > \rightarrow d < n - 1 >;$ $f < 0 > \rightarrow d < 7 >$ Status Affected: None Encoding: $0010  000d  \text{ffff}  \text{ff}$ Description: The contents of register 'f' are rotat one bit to the right. If 'd' is 0 the res placed in WREG. If 'd' is 1 the resu placed back in register 'f'.	ted sult is
$f{<}0{>} \rightarrow d{<}7{>}$ Status Affected: None Encoding: 0010 000d ffff ff Description: The contents of register 'f' are rotat one bit to the right. If 'd' is 0 the res placed in WREG. If 'd' is 1 the resu placed back in register 'f'.	ted sult is
Encoding:       0010       000d       ffff       ff         Description:       The contents of register 'f' are rotat one bit to the right. If 'd' is 0 the res placed in WREG. If 'd' is 1 the resu placed back in register 'f'.	ted sult is
Description: The contents of register 'f' are rotat one bit to the right. If 'd' is 0 the res placed in WREG. If 'd' is 1 the resu placed back in register 'f'.	ted sult is
one bit to the right. If 'd' is 0 the res placed in WREG. If 'd' is 1 the resu placed back in register 'f'.	ult is
register f	
Words: 1	
Cycles: 1	
Q Cycle Activity:	
Q1 Q2 Q3 Q4	
Decode Read Process Write register 'f' Data destinat	
Example 1: RRNCF REG, 1	
Before Instruction	
WREG = ? REG = 1101 0111	
After Instruction	
WREG = 0 REG = 1110 1011	
Example 2: RRNCF REG, 0	
Before Instruction	
WREG = ?	
REG = 1101 0111	
After Instruction	
WREG = 1110 1011	
REG = 1101 0111	

SETF	Set f				
Syntax:	[ label ]	SETF	f,s		
Operands:	0 ≤ f ≤ 25 s ∈ [0,1]	5			
Operation:	$\begin{array}{l} FFh \to f;\\ FFh \to d \end{array}$				
Status Affected:	None				
Encoding:	0010	101s	fff	f	ffff
Description:	If 's' is 0, b 'f' and WR only the da to FFh.	EG are se	et to F	Fh. I	f 's' is 1
Words:	1				
Cycles:	1				
Q Cycle Activity:					
Q1	Q2	Q	3		Q4
Decode	Read register 'f'	Proce Dat		re an sp	Write gister 'f' d other becified egister
Example1:	SETF	REG, 0			
Before Instru REG WREG	ction = 0xDA = 0x05				
After Instruct REG WREG <u>Example2</u> :	= 0xFF = 0xFF	REG, 1			
Before Instru REG WREG	ction = 0xDA	, _			
After Instruct REG	ion = 0xFF				

WREG =

0x05

SLEEP Enter SLEEP mode						
Syntax: [ label ] SLEEP						
Operands: None						
Ope	ration:					
State	us Affected:	TO, PD				
Enco	oding:	0000	0000	0000	0011	
Desc	cription:	cleared. T is set. Wat caler are o The proce	The power-down status bit (PD) is cleared. The time-out status bit (TO) is set. Watchdog Timer and its pres- caler are cleared. The processor is put into SLEEP mode with the oscillator stopped.			
Word	ds:	1				
Cycl	es:	1				
QC	vcle Activity:					
	Q1	Q2	Q3		Q4	
	Decode	No operation	Proce Data		Go to sleep	
<u>Exar</u>	<u>mple</u> :	SLEEP				

**Before Instruction** 

 $\frac{\overline{TO} = ?}{\overline{PD} = ?}$ After Instruction

TO = 1†

$$\overline{PD} = 0$$

† If WDT causes wake-up, this bit is cleared

SUBLW Subtract WREG from Literal						teral	
Syntax:	[	labe	/] :	SUBLW	k		
Operands:	C	) ≤ k :	- ≤2:	55			
Operation:	k	. – (V	VRE	$\Xi G) \rightarrow (N)$	VRE	G)	
Status Affected:	C	DV, C	, D	C, Z			
Encoding:	Γ	101	1	0010	kkł	ck	kkkk
Description:	li		'k'. T	subtracte he result			e eight bit ⊢in
Words:	1						
Cycles:	1						
Q Cycle Activity:							
Q1		Q2		Q3			Q4
Decode		Read eral 'k	۲'	Proce Data			Vrite to WREG
Example 1:	S	UBLW	1 (	0x02			
Before Instru WREG C After Instruc	= =	n 1 ?					
WREG C Z <u>Example 2</u> :	= = =	1 1 0	; re	esult is po	ositive		
Before Instru WREG C	uction = =	n 2 ?					
After Instruc WREG C Z <u>Example 3</u> :	tion = = =	0 1 1	; re	esult is ze	ro		
Before Instru WREG C	uction = =	n 3 ?					
After Instruc WREG C Z	tion = = =	FF 0 1		's comple esult is ne		·	

SUBWF	Subtrac	t WREG fron	n f	SUBV
Syntax:	[ label ]	SUBWF f,d		Synta
Operands:	0 ≤ f ≤ 25 d ∈ [0,1]	55		Opera
Operation:	(f) – (W)		Opera	
Status Affected:	OV, C, D	C, Z		Status
Encoding:	0000	010d ffi	ff ffff	Encoc
Description:	Descr			
Words:	1			
Cycles:	1			Words
Q Cycle Activity:				Cycles
Q1	Q2	Q3	Q4	Q Cyc
Decode	Read register 'f'	Process Data	Write to destination	
Example 1: Before Instru	SUBWF	REG1, 1		Exam
REG1 WREG C	= 3 = 2 = ?			В
After Instruc REG1 WREG C Z	= 1 = 2	result is positiv	/e	A
Example 2:				
Before Instru REG1 WREG C	uction = 2 = 2 = ?			<u>Exam</u> B
After Instruc REG1 WREG C Z	= 0 = 2	result is zero		A
Example 3:				
Before Instru REG1 WREG C	uction = 1 = 2 = ?			<u>Exam</u> B
After Instruc REG1 WREG C Z	= FF = 2	result is negati	ve	A

SUE	<b>WFB</b>	Subtract Borrow	Subtract WREG from f with Borrow				
Synt	tax:	[ label ]	SUBWFB f,d	t			
Operands:		0 ≤ f ≤ 25 d ∈ [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \ [0,1] \end{array}$				
Operation:		(f) – (W)	$-\overline{C} \rightarrow (dest)$				
Status Affected:		OV, C, D	OV, C, DC, Z				
Enco	oding:	0000	001d fff	f ffff			
Description:		(borrow) fi ment meth stored in V	VREG and the rom register 'f' nod). If 'd' is 0 t VREG. If 'd' is ck in register 'f'	(2's comple- he result is 1 the result is			
Wor	ds:	1					
Cycl	es:	1					
QC	ycle Activity:						
	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process Data	Write to destination			
<u>Exa</u>	<u>mple 1</u> :	SUBWFB	REG1, 1				
	Before Instru						
	REG1 WREG C	= 0x19 = 0x0D = 1	(0001 100 (0000 110				
	After Instruct REG1 WREG C 7	tion = 0x0C = 0x0D = 1 = 0	(0000 101 (0000 110 ; result is po	1)			
Exa	mple2:	SUBWFB I	REG1,0				
	Before Instru						
	REG1 WREG C	= 0x1B = 0x1A = 0	(0001 101 (0001 101	,			
	After Instruct REG1 WREG	= 0x1B = 0x00	(0001 101	,			
	C Z	= 1 = 1	; result is ze	ro			
<u>Exa</u>	mple3:	SUBWFB H	REG1,1				
	Before Instru REG1 WREG C	iction = 0x03 = 0x0E = 1	(0000 001: (0000 110				
	After Instruct REG1 WREG C Z	tion = 0xF5 = 0x0E = 0 = 0	(1111 010 (0000 110 ; result is ne				

SWA	PF	Swap f					
Synt	ax:	[ label ]	SWAPF	f,d			
Operands:		0 ≤ f ≤ 25 d ∈ [0,1]	$0 \le f \le 255$ $d \in [0,1]$				
Ope	ration:	$f < 3:0 > \rightarrow f < 7:4 > \rightarrow$		,			
Statu	us Affected:	None					
Enco	oding:	0001	110d	ffff	ffff		
Desc	cription:	The upper 'f' are exch placed in V placed in r	anged. If VREG. If	'd' is 0 th 'd' is 1 th	e result is		
Word	ds:	1					
Cycl	es:	1					
QC	cle Activity:						
	Q1	Q2	Q	3	Q4		
	Decode	Read register 'f'	Proce Dat		Write to estination		
<u>Exar</u>	<u>mple</u> :	SWAPF	REG,	0			
Before Instruction REG = 0x53							
	After Instruct REG	ion = 0x35					

ТАВ	LRD	Table Rea	ad			
Synt	ax:	[ label ]	[label] TABLRD t,i,f			
Operands:		0 ≤ f ≤ 255 i ∈ [0,1] t ∈ [0,1]				
Ope	ration:	lf i = 1,		,		
State	us Affectec	l: None				
Enco	oding:	1010	10ti	ffff	ffff	
Des	cription:	is moving for the second secon	<ul> <li>is moved to register file 'f'.</li> <li>If t = 0: the high byte is moved;</li> <li>If t = 1: the low byte is moved</li> <li>2. Then the contents of the program memory location pointed to by the 16-bit Table Pointer (TBLPTR) is loaded into the 16-bit Table Latch (TBLAT).</li> </ul>			
Wor	ds:	1	1			
Cycl	es:	2 (3 cycle	2 (3 cycle if f = PCL)			
QC	ycle Activit	y:				
	Q1	Q2	Q3		Q4	
	Decode	Read register TBLATH or TBLATL	Process Data		/rite ster 'f'	
	No operation	No operation (Table Pointer	No operation	ope	No eration oes low)	

on Address bus)


TABLRD	Table Re	ead	
Example1:	TABLRD	1, 1,	REG ;
Before Instruc	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY(	(TBLPTR)	=	0x1234
After Instruction	on (table v	write co	mpletion)
REG		=	0xAA
TBLATH		=	0x12
TBLATL			0x34
TBLPTR			0xA357
MEMORY(	(TBLPTR)	=	0x5678
Example2:	TABLRD	0, 0,	REG ;
Before Instruc	tion		
REG		=	0x53
TBLATH		=	0xAA
TBLATL		=	0x55
TBLPTR		=	0xA356
MEMORY(	(TBLPTR)	=	0x1234
After Instruction	on (table v	write co	mpletion)
REG		=	0x55
TBLATH		=	0x12
TBLATL			0x34
TBLPTR		=	0xA356
MEMORY(	(TBLPTR)	=	0x1234

TABLWT		Table Write			
Syntax:	[ label ]	TABLWT t,	i,f		
Operands:	0 ≤ f ≤ 25 i ∈ [0,1]	0 ≤ f ≤ 255 i ∈ [0.1]			
	t ∈ [0,1]				
Operation:	If $t = 0$ ,				
	$f \rightarrow T$ If t = 1,	BLATL;			
	,	BLATH;			
		$\Gamma \rightarrow \operatorname{Prog} \Lambda$	lem		
	(TBLPTR If i = 1,	.);			
		TR + 1 $\rightarrow$ 1	BLPTR		
Status Affecte	d: None				
Encoding:	1010	11ti :	ffff ffff		
Description:			nto 16-bit table		
		(TBLAT) 0: load into l	ow byte;		
	lf t =	1: load into h	nigh byte		
			BLAT is written emory location		
	point	ed to by TBL	PTR		
			ts to external location, then		
	the in	struction tak	es two-cycle		
		LPTR points DM locatio	to an internal		
			minated when		
Notes The		terrupt is rec			
	MCLR/VPP pin ge for success				
	iory. <u>I R</u> /Vpp – Vpp		5		
If MC the	CLR/VPP = VDD programming se		internal memo		
If MC the ∣ will b	CLR/VPP = VDD programming se pe interrupted. A	short write v	internal memo vill occur (2 Tch		
If MC the ∣ will b	CLR/VPP = VDD programming se be interrupted. A internal memory	short write w location will	internal memo vill occur (2 Tch		
If MC the ∣ will b	CLR/VPP = VDD programming se re interrupted. A internal memory 3. The cally	short write w location will TBLPTR car incremented	internal memo vill occur (2 Ton not be affected be automati-		
If MC the ∣ will b	CLR/VPP = VDD programming se re interrupted. A internal memory 3. The cally	short write w location will TBLPTR car	internal memo vill occur (2 TCA not be affected be automati- is not		
If MC the ∣ will b	CLR/VPP = VDD programming se interrupted. A internal memory 3. The cally If i =	short write v location will TBLPTR car incremented 0; TBLPTR incremen	internal memo vill occur (2 TCA not be affected be automati- is not		
If MC the will b The	DER/VPP = VDD programming se internupted. A internal memory 3. The cally If i = If i = 1	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR	internal memo vill occur (2 Ton not be affected be automati- is not ted is incremented		
If MC the will b The	DER/VPP = VDD programming se internupted. A internal memory 3. The cally If i = If i = 1 2 (many	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to	internal memo vill occur (2 Ton not be affected be automati- is not ted is incremented		
If MC the will b The Words: Cycles:	CLR/VPP = VDD programming se internal memory 3. The cally If i = 1 2 (many EPROM	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR	internal memo vill occur (2 Ton not be affected be automati- is not ted is incremented		
If MC the will b The	CLR/VPP = VDD programming se internal memory 3. The cally If i = 1 2 (many EPROM	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to	internal memo vill occur (2 Ton not be affected be automati- is not ted is incremented		
If MC the will b The Words: Cycles: Q Cycle Activi	DER/VPP = VDD programming se the interrupted. A internal memory 3. The cally If i = 1 2 (many EPROM ty:	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to program m	internal memo vill occur (2 Ton not be affected be automati- is not ted is incremented on-chip emory)		
If MC the will b The Words: Cycles: Q Cycle Activi Q1	DLR/VPP = VDD programming se internupted. A internal memory 3. The cally If i = 1 2 (many EPROM ty: Q2	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to program m Q3	internal memo vill occur (2 Ton not be affected be automati- is not ted is incremented on-chip emory) Q4 Write register		
If MC the will b The Words: Cycles: Q Cycle Activi Q1	DLR/VPP = VDD programming se internupted. A internal memory 3. The cally If i = 1 2 (many EPROM ty: Q2 Read	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to program m Q3 Process	internal memo vill occur (2 Ton not be affected be automati- is not ted is incremented on-chip emory) Q4 Write		
Use of the second secon	DLR/VPP = VDD programming se internupted. A internal memory 3. The cally If i = 1 2 (many EPROM ty: Q2 Read register 'f' No	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to program m Q3 Process Data No	internal memo vill occur (2 Ten not be affected be automati- is not ted is incremented on-chip emory) Q4 Write register TBLATH or TBLATL No		
If MC the will b The Words: Cycles: Q Cycle Activi Q1 Decode	DER/VPP = VDD programming se internal memory 3. The cally If i = 1 2 (many EPROM ty: Q2 Read register 'f' No operation	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to program m Q3 Process Data No operation	internal memo vill occur (2 Ten not be affected be automati- is not ted is incremented on-chip emory) Q4 Write register TBLATH or TBLATL No operation		
Use of the second secon	DLR/VPP = VDD programming se internupted. A internal memory 3. The cally If i = 1 2 (many EPROM ty: Q2 Read register 'f' No	short write v location will TBLPTR car incremented 0; TBLPTR incremen 1; TBLPTR f write is to program m Q3 Process Data No operation	internal memo vill occur (2 Ten not be affected be automati- is not ted is incremented on-chip emory) Q4 Write register TBLATH or TBLATL No		

TABLWT	Table W	rite		
Example1:	TABLWT	1, 1,	REG	
Before Instruc	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA35	6
MEMORY(	TBLPTR)	=	0xFFF	F
After Instruction	on (table v	vrite co	mpletic	on)
REG		=	0x53	
TBLATH		=	0x53	
TBLATL		=	0x55	
TBLPTR		=		
MEMORY(	TBLPTR -	1) =	0x535	5
Example 2:	TABLWT	0, 0,	REG	
Before Instruc	tion			
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x55	
TBLPTR		=	0xA35	6
MEMORY(	TBLPTR)	=	0xFFF	F
After Instruction	on (table v	vrite co	mpletic	on)
REG		=	0x53	
TBLATH		=	0xAA	
TBLATL		=	0x53	
TBLPTR		=	0xA35	6
MEMORY(	TBLPTR)	=	0xAA5	3
Program	]			Data
Memory	15		0	Memory

		wichtiony
	TBLPTR 15 8 7 0	
16 bits	TBLAT	8 bits

TLRD Table Latch Read						
Syntax:	[ <i>label</i> ] T	LRD t,f				
Operands:	0 ≤ f ≤ 255	0 ≤ f ≤ 255				
	t ∈ [0,1]					
Operation:	If $t = 0$ ,					
	TBLATI	$\rightarrow$ f;				
	If $t = 1$ ,					
o	TBLATI	$\neg$				
Status Affected:	None					
Encoding:	1010	00tx ff	ff ffff			
Description:		rom 16-bit tab				
	(IBLAI) Into		f'. Table Latch			
		byte is read				
	If $t = 0$ ; low I	•				
		tion is used in				
		to transfer d				
	0	ry to data me	погу.			
Words:	1					
Cycles:	1					
Q Cycle Activity:						
Q1	Q2	Q3	Q4			
Decode	Read	Process	Write			
	register TBLATH or	Data	register 'f'			
	TBLATL					
	-					
Example:	TBLATL	, RAM				
Example: Before Instru	TBLATL	, RAM				
Before Instru t	TBLATL TLRD t uction = 0	, RAM				
Before Instru t RAM	TBLATL TLRD t uction = 0 = ?		0x00)			
Before Instru t	TBLATL TLRD t uction = 0 = ?					
Before Instru t RAM	TBLATL           TLRD         t           uction         =           =         0           =         ?           =         0x00AF	(TBLATH =				
Before Instru t RAM TBLAT After Instruc RAM	TBLATL TLRD t Inction = 0 = ? = 0x00AF tion = 0xAF	(TBLATH = (TBLATL =	0xAF)			
Before Instru t RAM TBLAT	TBLATL TLRD t uction = 0 = ? = 0x00AF tion	(TBLATH = (TBLATL = (TBLATH =	0xAF) 0x00)			
Before Instru t RAM TBLAT After Instruc RAM TBLAT	TBLATL           TLRD         t           uction         =         0           =         0         -           =         0         x000AF           tion         =         0xAF           =         0x00AF	(TBLATH = (TBLATL =	0xAF) 0x00)			
Before Instru t RAM TBLAT After Instruc RAM	TBLATL           TLRD         t           uction         =         0           =         0         -           =         0         x000AF           tion         =         0xAF           =         0x00AF	(TBLATH = (TBLATL = (TBLATH =	0xAF) 0x00)			
Before Instru t RAM TBLAT After Instruc RAM TBLAT Before Instru t RAM	TBLATL         TLRD       t         uction       =       0         =       0       2       1         =       0       0       1       1         =       0       0       0       1 </td <td>(TBLATH = (TBLATL = (TBLATH = (TBLATL =</td> <td>0xAF) 0x00) 0xAF)</td>	(TBLATH = (TBLATL = (TBLATH = (TBLATL =	0xAF) 0x00) 0xAF)			
Before Instru t RAM TBLAT After Instruc RAM TBLAT Before Instru t	TBLATL         TLRD       t         uction       =       0         =       0       x000AF         tion       =       0xAF         =       0x00AF         uction       =       1	(TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH =	0xAF) 0x00) 0xAF) 0x00)			
Before Instru RAM TBLAT After Instruc RAM TBLAT Before Instru t RAM TBLAT	TBLATL         TLRD       t         uction       =       0         =       0       ?         =       0x00AF       0x00AF         tion       =       0x00AF         uction       =       1         =       ?       ?         =       0x00AF       0x00AF	(TBLATH = (TBLATL = (TBLATH = (TBLATL =	0xAF) 0x00) 0xAF) 0x00)			
Before Instruct RAM TBLAT After Instrucc RAM TBLAT Before Instruct RAM TBLAT After Instrucc	TBLATL           TLRD         t           action         =         0           =         ?         =         0x00AF           tion         =         0x00AF         =         0x00AF           action         =         1         =         ?           =         0x00AF         =         0x00AF           action         =         1         =         ?           =         0x00AF         =         0x00AF	(TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH =	0xAF) 0x00) 0xAF) 0x00)			
Before Instru RAM TBLAT After Instruc RAM TBLAT Before Instru t RAM TBLAT	TBLATL         TLRD       t         uction       =       0         =       0       ?         =       0x00AF       0x00AF         tion       =       0x00AF         uction       =       1         =       ?       ?         =       0x00AF       0x00AF	(TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH =	0xAF) 0x00) 0xAF) 0x00) 0xAF)			
Before Instruct RAM TBLAT After Instrucc RAM TBLAT Before Instruct RAM TBLAT After Instrucc RAM	TBLATL         TLRD       t         uction       =       0         =       0       2       0         =       0       2       0         tion       =       0xAF       0x00AF         uction       =       1       2         =       0       0x00AF       0         tion       =       0       0         =       0       0       0         tion       =       0       0	(TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH = (TBLATL =	0xAF) 0x00) 0xAF) 0x00) 0xAF) 0x00)			
Before Instruct RAM TBLAT After Instrucc RAM TBLAT Before Instruct RAM TBLAT After Instrucc RAM	TBLATL         TLRD       t         uction       =       0         =       0       2       0         =       0       2       0         tion       =       0xAF       0x00AF         uction       =       1       2         =       0       0x00AF       0         tion       =       0       0         =       0       0       0         tion       =       0       0	(TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH =	0xAF) 0x00) 0xAF) 0x00) 0xAF) 0x00)			
Before Instruct RAM TBLAT After Instrucc RAM TBLAT Before Instruct RAM TBLAT After Instrucc RAM	TBLATL         TLRD       t         uction       =       0         =       0       2       0         =       0       2       0         tion       =       0xAF       0x00AF         uction       =       1       2         =       0       0x00AF       0         tion       =       0       0         =       0       0       0         tion       =       0       0	(TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH = (TBLATL = (TBLATH =	0xAF) 0x00) 0xAF) 0x00) 0xAF) 0x00)			



TLW	т	Table Lat	ch Write		тѕт	FSZ	Test f, ski	p if 0	
Synt	ax:	[ label ]	LWT t,f		Synt	ax:	[label] T	STFSZ f	
Ope	rands:	$0 \le f \le 255$	5		Ope	rands:	0 ≤ f ≤ 255	5	
		t ∈ [0,1]			Ope	ration:	skip if f = (	0	
Ope	ration:	If $t = 0$ ,			Stat	us Affected:	None		
		$f \rightarrow TB$ If t = 1,	LATL;		Enc	oding:	0011	0011 fff	f ffff
		$f \rightarrow TB$	LATH			cription:		next instruction	
Stati	us Affected:	None			200		during the c	current instruct	ion execution,
	oding:	1010	01tx fff	ff ffff				d and an NOP a two-cycle in	
	cription:		ile register 'f' is		Wor	ds.	1		
DCS			able latch (TBL		Cycl		1 (2)		
		If t = 1; high	n byte is writter	n	•		1 (2)		
			byte is written		QU	ycle Activity: Q1	Q2	Q3	Q4
			tion is used in to transfer d			Decode	Read	Process	No No
			program mem			Decode	register 'f'	Data	operation
Word	ds:	1			lf sk	ip:			
Cycl	es:	1				Q1	Q2	Q3	Q4
-	cle Activity:					No	No	No	No
u 0)	Q1	Q2	Q3	Q4		operation	operation	operation	operation
	Decode	Read register 'f'	Process Data	Write register TBLATH or TBLATL	<u>Exa</u>	<u>mple</u> :	NZERO ZERO :	ISTFSZ CNT :	
1						Before Instru			
Exar	<u>mple</u> :	TLWT	t, RAM				dress(HERE)		
	Before Instru	uction				After Instruc If CNT	tion = 0x(	00.	
	t	= 0				PC		dress (ZERO)	
	RAM TBLAT	= 0xB7 = 0x0000	(TBLATH = (TBLATL = (	,		If CNT PC	≠ 0xi = Ad	00,  dress (NZERO	))
	After Instruc	tion							
	RAM	= 0xB7							
	TBLAT	= 0x00B7	(TBLATH = (TBLATL = (	,					
	Before Instru								
	t RAM	= 1 = 0xB7							
	TBLAT	$= 0 \times 0 = 0 \times 0 = 0 \times 0 = 0 \times 0 \times 0 = 0 \times 0 \times$	(TBLATH = (TBLATL = (	,					
	After Instruc	tion							
	RAM TBLAT	= 0xB7 = 0xB700	(TBLATH = (TBLATL = (						

XORIW	XORLW Exclusive OR Literal with						
	WREG			Syntax:			
Syntax:	[label]	XORLW k	Operands:				
Operands:	$0 \le k \le 2$	55					
Operation:	(WREG)	.XOR. $k \rightarrow (N)$	Operation:				
Status Affected:	Z			Status Affect			
Encoding:	1011	0100 kkl	Encoding:				
Description:		nts of WREG a bit literal 'k'. Th WREG.		Description:			
Words:	1			Words:			
Cycles:	1						
Q Cycle Activity:				Cycles:			
Q1	Q2	Q3	Q4	Q Cycle Acti			
Decode	Read literal 'k'	Process Data	Write to WREG	Q1 Deco			
Example:	XORLW (	)xAF		Example:			
Before Instru WREG	iction = 0xB5			Before I REC			
After Instruct				WR			
WREG	= 0x1A			After Ins REC			

XORWF	Exclusive	Exclusive OR WREG with f							
Syntax:	[label] >	[ <i>label</i> ] XORWF f,d							
Operands:	$0 \le f \le 255$ d \equiv [0,1]	$\begin{array}{l} 0 \leq f \leq 255 \\ d \in \left[0,1\right] \end{array}$							
Operation:	(WREG) .	XOR. (f) -	→ (dest)	)					
Status Affected:	Z								
Encoding:	0000	110d	ffff	ffff					
Description:	Exclusive C with registe stored in W stored back	er 'f'. If 'd' is 'REG. If 'd'	0 the re is 1 the	sult is					
Words:	1	1							
Cycles:	1	1							
Q Cycle Activity	:								
Q1	Q2	Q3		Q4					
Decode	Read register 'f'	Process Data	· · ·	/rite to stination					
Example: XORWF REG, 1									
Example.     XORWF     REG, 1       Before Instruction     REG     =       REG     =     0xAF       WREG     =     0xB5									

### After Instruction

REG	=	0x1A
WREG	=	0xB5

# **PIC17C75X**

NOTES:

### **19.0 DEVELOPMENT SUPPORT**

### 19.1 <u>Development Tools</u>

The PIC16/17 microcontrollers are supported with a full range of hardware and software development tools:

- PICMASTER/PICMASTER CE Real-Time In-Circuit Emulator
- ICEPIC Low-Cost PIC16C5X and PIC16CXXX In-Circuit Emulator
- PRO MATE<sup>®</sup> II Universal Programmer
- PICSTART<sup>®</sup> Plus Entry-Level Prototype Programmer
- PICDEM-1 Low-Cost Demonstration Board
- PICDEM-2 Low-Cost Demonstration Board
- PICDEM-3 Low-Cost Demonstration Board
- MPASM Assembler
- MPLAB-SIM Software Simulator
- MPLAB-C (C Compiler)
- Fuzzy logic development system (*fuzzy*TECH<sup>®</sup>–MP)

### 19.2 <u>PICMASTER: High Performance</u> <u>Universal In-Circuit Emulator with</u> <u>MPLAB IDE</u>

The PICMASTER Universal In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for all microcontrollers in the PIC12C5XX, PIC14C000, PIC16C5X, PIC16CXXX and PIC17CXX families. PICMASTER is supplied with the MPLAB<sup>TM</sup> Integrated Development Environment (IDE), which allows editing, "make" and download, and source debugging from a single environment.

Interchangeable target probes allow the system to be easily reconfigured for emulation of different processors. The universal architecture of the PICMASTER allows expansion to support all new Microchip microcontrollers.

The PICMASTER Emulator System has been designed as a real-time emulation system with advanced features that are generally found on more expensive development tools. The PC compatible 386 (and higher) machine platform and Microsoft Windows<sup>®</sup> 3.x environment were chosen to best make these features available to you, the end user.

A CE compliant version of PICMASTER is available for European Union (EU) countries.

### 19.3 ICEPIC: Low-cost PIC16CXXX In-Circuit Emulator

ICEPIC is a low-cost in-circuit emulator solution for the Microchip PIC16C5X and PIC16CXXX families of 8-bit OTP microcontrollers.

ICEPIC is designed to operate on PC-compatible machines ranging from 286-AT<sup>®</sup> through Pentium<sup>™</sup> based machines under Windows 3.x environment. ICEPIC features real time, non-intrusive emulation.

### 19.4 PRO MATE II: Universal Programmer

The PRO MATE II Universal Programmer is a full-featured programmer capable of operating in stand-alone mode as well as PC-hosted mode.

The PRO MATE II has programmable VDD and VPP supplies which allows it to verify programmed memory at VDD min and VDD max for maximum reliability. It has an LCD display for displaying error messages, keys to enter commands and a modular detachable socket assembly to support various package types. In standalone mode the PRO MATE II can read, verify or program PIC16C5X, PIC16CXXX, PIC17CXX and PIC14000 devices. It can also set configuration and code-protect bits in this mode.

### 19.5 <u>PICSTART Plus Entry Level</u> <u>Development System</u>

The PICSTART programmer is an easy-to-use, lowcost prototype programmer. It connects to the PC via one of the COM (RS-232) ports. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. PICSTART Plus is not recommended for production programming.

PICSTART Plus supports all PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX and PIC17CXX devices with up to 40 pins. Larger pin count devices such as the PIC16C923 and PIC16C924 may be supported with an adapter socket.

### 19.6 <u>PICDEM-1 Low-Cost PIC16/17</u> <u>Demonstration Board</u>

The PICDEM-1 is a simple board which demonstrates the capabilities of several of Microchip's microcontrollers. The microcontrollers supported are: PIC16C5X (PIC16C54 to PIC16C58A), PIC16C61, PIC16C62X, PIC16C71, PIC16C8X, PIC17C42, PIC17C43 and PIC17C44. All necessary hardware and software is included to run basic demo programs. The users can program the sample microcontrollers provided with the PICDEM-1 board, on a PRO MATE II or PICSTART-16B programmer, and easily test firmware. The user can also connect the PICDEM-1 board to the PICMASTER emulator and download the firmware to the emulator for testing. Additional prototype area is available for the user to build some additional hardware and connect it to the microcontroller socket(s). Some of the features include an RS-232 interface, a potentiometer for simulated analog input, push-button switches and eight LEDs connected to PORTB.

### 19.7 <u>PICDEM-2 Low-Cost PIC16CXX</u> Demonstration Board

The PICDEM-2 is a simple demonstration board that supports the PIC16C62, PIC16C64, PIC16C65, PIC16C73 and PIC16C74 microcontrollers. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-2 board, on a PRO MATE II programmer or PICSTART-16C, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-2 board to test firmware. Additional prototype area has been provided to the user for adding additional hardware and connecting it to the microcontroller socket(s). Some of the features include a RS-232 interface, push-button switches, a potentiometer for simulated analog input, a Serial EEPROM to demonstrate usage of the I<sup>2</sup>C bus and separate headers for connection to an LCD module and a keypad.

### 19.8 PICDEM-3 Low-Cost PIC16CXXX Demonstration Board

The PICDEM-3 is a simple demonstration board that supports the PIC16C923 and PIC16C924 in the PLCC package. It will also support future 44-pin PLCC microcontrollers with a LCD Module. All the necessary hardware and software is included to run the basic demonstration programs. The user can program the sample microcontrollers provided with the PICDEM-3 board, on a PRO MATE II programmer or PICSTART Plus with an adapter socket, and easily test firmware. The PICMASTER emulator may also be used with the PICDEM-3 board to test firmware. Additional prototype area has been provided to the user for adding hardware and connecting it to the microcontroller socket(s). Some of the features include an RS-232 interface, push-button switches, a potentiometer for simulated analog input, a thermistor and separate headers for connection to an external LCD module and a keypad. Also provided on the PICDEM-3 board is an LCD panel, with 4 commons and 12 segments, that is capable of displaying time, temperature and day of the week. The PICDEM-3 provides an additional RS-232 interface and Windows 3.1 software for showing the demultiplexed LCD signals on a PC. A simple serial interface allows the user to construct a hardware demultiplexer for the LCD signals. PICDEM-3 will be available in the 3rd quarter of 1996.

### 19.9 <u>MPLAB Integrated Development</u> <u>Environment Software</u>

The MPLAB IDE Software brings an ease of software development previously unseen in the 8-bit microcontroller market. MPLAB is a windows based application which contains:

- · A full featured editor
- Three operating modes
  - editor
  - emulator
  - simulator
- A project manager
- Customizable tool bar and key mapping
- A status bar with project information
- Extensive on-line help

#### MPLAB allows you to:

- Edit your source files (either assembly or 'C')
- One touch assemble (or compile) and download to PIC16/17 tools (automatically updates all project information)
- Debug using:
  - source files
  - absolute listing file
- Transfer data dynamically via DDE (soon to be replaced by OLE)
- Run up to four emulators on the same PC

The ability to use MPLAB with Microchip's simulator allows a consistent platform and the ability to easily switch from the low cost simulator to the full featured emulator with minimal retraining due to development tools.

### 19.10 Assembler (MPASM)

The MPASM Universal Macro Assembler is a PChosted symbolic assembler. It supports all microcontroller series including the PIC12C5XX, PIC14000, PIC16C5X, PIC16CXXX, and PIC17CXX families.

MPASM offers full featured Macro capabilities, conditional assembly, and several source and listing formats. It generates various object code formats to support Microchip's development tools as well as third party programmers. MPASM allows full symbolic debugging from PICMASTER, Microchip's Universal Emulator System.

MPASM has the following features to assist in developing software for specific use applications.

- Provides translation of Assembler source code to object code for all Microchip microcontrollers.
- Macro assembly capability.
- Produces all the files (Object, Listing, Symbol, and special) required for symbolic debug with Microchip's emulator systems.
- Supports Hex (default), Decimal and Octal source and listing formats.

MPASM provides a rich directive language to support programming of the PIC16/17. Directives are helpful in making the development of your assemble source code shorter and more maintainable.

### 19.11 Software Simulator (MPLAB-SIM)

The MPLAB-SIM Software Simulator allows code development in a PC host environment. It allows the user to simulate the PIC16/17 series microcontrollers on an instruction level. On any given instruction, the user may examine or modify any of the data areas or provide external stimulus to any of the pins. The input/ output radix can be set by the user and the execution can be performed in; single step, execute until break, or in a trace mode.

MPLAB-SIM fully supports symbolic debugging using MPLAB-C and MPASM. The Software Simulator offers the low cost flexibility to develop and debug code outside of the laboratory environment making it an excellent multi-project software development tool.

### 19.12 C Compiler (MPLAB-C)

The MPLAB-C Code Development System is a complete 'C' compiler and integrated development environment for Microchip's PIC16/17 family of micro-controllers. The compiler provides powerful integration capabilities and ease of use not found with other compilers.

For easier source level debugging, the compiler provides symbol information that is compatible with the MPLAB IDE memory display (PICMASTER emulator software versions 1.13 and later).

### 19.13 <u>Fuzzy Logic Development System</u> (*fuzzy*TECH-MP)

*fuzzy*TECH-MP fuzzy logic development tool is available in two versions - a low cost introductory version, MP Explorer, for designers to gain a comprehensive working knowledge of fuzzy logic system design; and a full-featured version, *fuzzy*TECH-MP, edition for implementing more complex systems.

Both versions include Microchip's *fuzzy*LAB<sup>™</sup> demonstration board for hands-on experience with fuzzy logic systems implementation.

### 19.14 <u>MP-DriveWay™ – Application Code</u> <u>Generator</u>

MP-DriveWay is an easy-to-use Windows-based Application Code Generator. With MP-DriveWay you can visually configure all the peripherals in a PIC16/17 device and, with a click of the mouse, generate all the initialization and many functional code modules in C language. The output is fully compatible with Microchip's MPLAB-C C compiler. The code produced is highly modular and allows easy integration of your own code. MP-DriveWay is intelligent enough to maintain your code through subsequent code generation.

### 19.15 <u>SEEVAL<sup>®</sup> Evaluation and</u> <u>Programming System</u>

The SEEVAL SEEPROM Designer's Kit supports all Microchip 2-wire and 3-wire Serial EEPROMs. The kit includes everything necessary to read, write, erase or program special features of any Microchip SEEPROM product including Smart Serials<sup>™</sup> and secure serials. The Total Endurance<sup>™</sup> Disk is included to aid in tradeoff analysis and reliability calculations. The total kit can significantly reduce time-to-market and result in an optimized system.

### 19.16 <u>TrueGauge<sup>®</sup> Intelligent Battery</u> <u>Management</u>

The TrueGauge development tool supports system development with the MTA11200B TrueGauge Intelligent Battery Management IC. System design verification can be accomplished before hardware prototypes are built. User interface is graphically-oriented and measured data can be saved in a file for exporting to Microsoft Excel.

### 19.17 <u>KEELOQ<sup>®</sup> Evaluation and</u> <u>Programming Tools</u>

KEELOQ evaluation and programming tools support Microchips HCS Secure Data Products. The HCS evaluation kit includes an LCD display to show changing codes, a decoder to decode transmissions, and a programming interface to program test transmitters.

HCS200 HCS300 HCS301										>	7					
										2	2					7
24CXX 25CXX 93CXX							7			7		7				
PIC17C75X	Available 3Q97		7	2					7	7						
PIC17C4X	2		2	2	7	7			7	7			2			
PIC16C9XX	2		7	7	7				7	7					7	
PIC16C8X	2	7	7	7	7	7		7	7	7			7			
PIC16C7XX	2	7	7	7	7	7		7	7	7				7		
PIC16C6X	7	7	7	7	7	7		7	7	7				7		
PIC16CXXX	2	7	7	7	7	7			7	7			2			
PIC16C5X	>	7	7	7	2	7		7	7	7			7			
PIC14000	2		7	7	7				7	7						
PIC12C5XX	2	7	7	>	7				7	7						
	PICMASTER®/ PICMASTER-CE In-Circuit Emulator	CEPIC Low-Cost In-Circuit Emulator	MPLAB™ Integrated Development Environment	MPLAB™ C Compiler	10 fuzzyTECH <sup>®</sup> -MP Explorer/Edition Fuzzy Logic Dev. Tool	MP-DriveWay™ Applications Code Generator	Total Endurance™ Software Model	PICSTART <sup>®</sup> Lite Ultra Low-Cost Dev. Kit	PICSTART® Plus Low-Cost Universal Dev. Kit	PRO MATE <sup>®</sup> II Universal Programmer	KEELOQ <sup>®</sup> Programmer	SEEVAL <sup>®</sup> Designers Kit	PICDEM-1	PICDEM-2	en PICDEM-3	KEELOQ <sup>®</sup> Evaluation Kit

### TABLE 19-1: DEVELOPMENT TOOLS FROM MICROCHIP

### 20.0 PIC17C752/756 ELECTRICAL CHARACTERISTICS

### Absolute Maximum Ratings †

Ambient temperature under bias	55 to +125°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to VSS	0 to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0.3V to +14V
Voltage on RA2 and RA3 with respect to Vss	0.3V to +14V
Voltage on all other pins with respect to Vss	0.3)/10 VDD + 0.3V
Total power dissipation (Note 1)	
Maximum current out of Vss pin(s) - total (@ 70°C)	
Maximum current into VDD pin(s) - total (@ 70°C)	
Input clamp current, Iк (Vi < 0 or Vi > VDD)	
Output clamp current, IOK (Vo < 0 or Vo > VDD)	
Maximum output current sunk by any I/O pin (except RA2 and RA3)	,
Maximum output current sunk by RA2 or RA3 pins	
Maximum output current sourced by any I/O pin Maximum current sunk by PORTA and PORTB (combined) Maximum current sourced by PORTA and PORTB (combined)	
Maximum current sunk by PORTA and PORTB (combined)	
Maximum current sourced by PORTA and PORTB (combined)	
Maximum current sunk by PORTC, PORTD and PORTE (combined)	150 mA
Maximum current sourced by PORTC, PORTD and PORTE (combined)	100 mA
Maximum current sunk by PORTF and PORTG (combined)	
Maximum current sourced by PORTF and PORTG (combined)	100 mA
<b>Note 1:</b> Power dissipation is calculated as follows: Pdis = $\sqrt{DR} \times \{IDD - \Sigma   OH\}$	$+ \sum \{(VDD-VOH) \times IOH\} + \sum (VOL \times IOL)$
Note 2. Voltage enilogy below V/cc at the $\frac{1}{1000}$ pix industriants greater	than 90 mA may acuse latch up. Thus

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## TABLE 20-1:CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS<br/>AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC17LC752-08 PIC17LC756-08	PIC17C752-25 PIC17C756-25	PIC17C752-33 PIC17C756-33	JW Devices (Ceramic Windowed Devices)
RC	VDD: 3.0V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V
	IDD †: 6 mA max.	IDD †: 6 mA max.	IDD †: 6 mA max.	IDD †: 6 mA max.
	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 3.0V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V
	IDD †: 12 mA max.	IDD †: 38 mA max.	IDD †: 50 mA max.	IDD †: 50 mA max
	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V
	Freq: 8 MHz max.	Freq: 25 MHz max.	Freq: 33 MHz max.	Freq: 33 MHz max.
EC	VDD: 3.0V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V
	IDD †: 12 mA max.	IDD †: 38 mA max.	IDD †: 50 mA max.	IDD 1:50 mA max.
	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	IPD †: 5 μA max. at 5.5V	μPD <b>†</b> :5 μA max. at 5.5V
	Freq: 8 MHz max.	Freq: 25 MHz max.	Freq: 33 MHz max.	Fred: 33 MHz max
LF	VDD: 3.0V to 6.0V	VDD: 4.5V to 6.0V	VDD: 4.5V to 6.0V	VDB; 3.0V to 6.0V
	IDD †: 115 μA max. at 32 kHz	IDD †: 85 μA typ. at 32 kHz	IDD †: 85 μA typ. at 32 kHz	IDD †: 115 µA max. at 32 kHz
	IPD †: 5 μA max. at 5.5V	IPD †: < 1 μA typ. at 5.5V	IPD †: < 1 μA typ. at 5.5V /	1₽₽ †: 5 ₽A max. at 5.5V
	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.	Freq: 2 MHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MN/MAX specifications.

It is recommended that the user select the device type that ensures the specifications required,

† The WDT, BOR, and A/D circuitry are disabled.

#### 20.1 DC CHARACTERISTICS:

### PIC17C752/756-25 (Commercial, Industrial) PIC17C752/756-33 (Commercial, Industrial)

			Standard Operating Conditions (unless otherwise stated)						
	CTERISTI	cs	Operating	g tempe	erature				
						-40°C	$\leq$ TA $\leq$ +85°C for industrial and		
	-	1	1			0°C	$\leq$ TA $\leq$ +70°C for commercial		
Param.									
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions		
D001	Vdd	Supply Voltage	4.5	—	6.0	V	1		
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	_	_	V	Device in SLEEP mode		
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details		
D004	SVDD	VDD rise rate to ensure proper operation	0.085 *	_	_	V/ms	See section on Power-on Reset for details		
D005	VBOR	Brown-out Reset voltage trip point	3.6	_	4.3	V <			
D006	VPORTP	Power-on reset trip point	-	1.8	- <	V V	VDD = VPORTP		
D010	IDD	Supply Current	-	TBD	<u>⁄6*</u>	MA	FQSC = 4 MHz (Note 4)		
D011		(Note 2)	-	TBD	12	mA `	Fosc = 8 MHz		
D012			-	TBD	24 * `	mA	Fosc = 16 MHz		
D013			-	TBQ	38 \	ληΛ	Fosc = 25 MHz		
D015			-/	(TBD)	<u>50</u>	∖rnA	Fosc = 33 MHz		
D021	IPD	Power-down Current (Note 3)		< 7	5	μA	VDD = 5.5V, WDT disabled		
		Module Differential Current	$\bigcirc$	$\mathbb{N}$					
D023	∆lbor	BOR circuitry	$\backslash - \backslash$	300	500	μA	VDD = 4.5V, BODEN enabled		
D024	∆IWDT	Watchdog Timer	$\langle \rangle \rangle$	10	35	μA	VDD = 5.5V		
D026	ΔIAD	A/D converter	$\backslash \bigvee$	1	_	μA	VDD = 5.5V, A/D not converting		

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance t only and are not tested.

Note 1: This is the limit to which Vpp can be lowered in SLEEP mode without losing RAM data.

2: The supply correctly in ainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or Vss, T0CKI = VDD,  $\widehat{MCLR} = VDQ; WDT disabled.$ 

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD / (2 \bullet R)$ . For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL • VDD) • f CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

### 20.2 DC CHARACTERISTICS:

### PIC17LC752/756 (Commercial, Industrial) PIC17LC752/756 (Commercial, Industrial)

### Standard Operating Conditions (unless otherwise stated) Operating temperature

### DC CHARACTERISTICS

-40°C  $\leq$  TA  $\leq$  +85°C for industrial and 0°C  $\leq$  TA  $\leq$  +70°C for commercial

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
D001	Vdd	Supply Voltage	3.0	-	6.0	V	A
D002	Vdr	RAM Data Retention Voltage (Note 1)	1.5 *	_	_	V	Device in SLEEP mode
D003	VPOR	VDD start voltage to ensure internal Power-on Reset signal	_	Vss	_	V	See section on Power-on Reset for details
D004	SVDD	VDD rise rate to ensure proper operation	0.010 *	_	_	V/ms	See section on Power-on Reset for details
D005	VBOR	Brown-out Reset voltage trip point	3.6	-	4.3	V	
D006	VPORTP	Power-on reset trip point	_	1.8	_	V	
D010	IDD	Supply Current	_	3	6 *	mA	Eosc = 4 MHz (Note 4)
D011		(Note 2)	-	6	12	mA	Fosc → 8 MHz
D014			-	85	150	`µµA∖	Fosc = 32 kHz,
							EC osc configuration)
D021	IPD	Power-down Current (Note 3)	-		5	pra )	VDD = 5.5V, WDT disabled
		Module Differential Current					
D023	∆lbor	BOR circuitry	$\langle \langle \rangle \rangle$	300	500	μA	VDD = 4.5V, BODEN enabled
D024	∆IWDT	Watchdog Timer	$  \neq /$	10	35	μA	VDD = 5.5V
D026	ΔIAD	A/D converter	\		—	μΑ	VDD = 5.5V, A/D not converting

These parameters are characterized but not tested.

- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered in SLEEP mode without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all JDD measurements in active operation mode are:

OSC1=external square wave, from rail to rail; all I/O pins tristated, pulled to VDD or Vss, T0CKI = VDD, MCLR = VDD; WDT disabled.

Current consumed from the oscillator and I/O's driving external capacitive or resistive loads needs to be considered.

For the RC oscillator, the current through the external pull-up resistor (R) can be estimated as:  $VDD / (2 \cdot R)$ . For capacitive loads, the current can be estimated (for an individual I/O pin) as (CL  $\cdot$  VDD)  $\cdot$  f

CL = Total capacitive load on the I/O pin; f = average frequency the I/O pin switches.

The capacitive currents are most significant when the device is configured for external execution (includes extended microcontroller mode).

- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD or VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula IR = VDD/2Rext (mA) with Rext in kOhm.

### 20.3 DC CHARACTERISTICS:

# PIC17C752/756-25(Commercial, Industrial)PIC17C752/756-33(Commercial, Industrial)PIC17LC752/756-08(Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)

### Operating temperature

### DC CHARACTERISTICS

 $-40^{\circ}C \leq TA \leq +85^{\circ}C$  for industrial and  $0^{\circ}C \leq TA \leq +70^{\circ}C$  for commercial

Operating voltage VDD range as described in Section 20.1

Param.							
No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
		Input Low Voltage					
	VIL	I/O ports					$\sim$
D030		with TTL buffer (Note 6)	Vss	-	0.8	V	4.5V ≤ VDD ≤ 5.5V
			Vss	-	0.2Vdd	V	$3.0V \leq VDD \leq 4.5V$ , and
							$5.5V \leq VDD \leq 6.0V$
D031		with Schmitt Trigger buffer	Vss	-	0.2Vdd	X	$\langle \rangle$
D032		MCLR, OSC1 (in EC and RC	Vss	-	0.2Vdd	Ŵ	Note1
		mode)			$\sim$		
D033		OSC1 (in XT, and LF mode)	-	0.5Vdd	F	X	$\sim$
		Input High Voltage				$\sum$	
_	Vih	I/O ports				ľ/	~
D040		with TTL buffer (Note 6)	2.0	- `	VDD \	( y	$4.5V \leq VDD \leq 5.5V$
			1 + 0.2VDD	$\langle -$	VDQ	V_V	$3.0V \le VDD \le 4.5V$ , and $5.5V \le VDD \le 6.0V$
D041		with Schmitt Trigger buffer	0.8VgD	$\langle \rangle$	VDD	v	$5.5^{\circ} \leq ^{\circ}DD \leq 0.0^{\circ}$
				$\backslash \overline{\}$	$\mathbf{X}$		
D042		MCLR	0.8VDD			V	Note1
D043	1/11/0	OSC1 (XT, and LF mode) Hysteresis of	0.15V00 *	0.5Vbp	-	V V	
D050	VHYS	Schmitt Trigger inputs	0.15000		-	V	
		Input Leakage Current	$\forall \mathcal{A} \uparrow$	$\checkmark$			
		(Notes 2, 3)	$ \langle \nabla \rangle $				
D060	lı∟	I/O ports (except RA2, RA3)		_	±1	μA	$Vss \leq VPIN \leq VDD$ ,
			$\sum$				I/O Pin (in digital mode) at
			$\checkmark$				hi-impedance PORTB weak
		$  \land \land \land \rangle \rangle$					pull-ups disabled
D061		MCLR, TEST	_	-	<u>+2</u>	μA	VPIN = Vss or VPIN = VDD
D062		RA2 RA3			±2	μA	$Vss \le VRA2$ , $VRA3 \le 12V$
D063		OSC1 (EC, (RC modes)	-	-	±1	μA	$Vss \le VPIN \le VDD$
D063B		QSQ1 (XT, LF modes)	-	-	VPIN	μA	$R_F \ge 1 M\Omega$ , see Figure 4-2
D064	$ \langle \langle$	MCLR, TEST	-	_	25	μA	VMCLR = VPP = 12V
	$  \setminus \rangle$	$\langle \rangle$					(when not programming)
D070	TRURB	PORTB weak pull-up current	60	200	400	μA	VPIN = VSS, RBPU = 0
		amotors are characterized but pa					$4.5V \leq V\text{DD} \leq 6.0V$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC17CXXX devices be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C75X Programming Specifications (Literature number DS TBD).
- 5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.
- 6: For TTL buffers, the better of the two specifications may be used.

			Operating temperature							
DC CHARA	ACTERI		-40°C $\leq$ TA $\leq$ +85°C for industrial and							
					0°C		$\leq$ +70°C for commercial			
			Operating v	oltage V	DD range a	is desc	cribed in Section 20.1			
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions			
NO.	Sym		IVIIII	турт	IVIAX	Units	Conditions			
		Output Low Voltage								
D080	VOL	I/O ports					IOL = VDD/1.250 mA			
			-	_	0.1VDD		$4.5V \le VDD \le 6.0V$			
<b>D</b> 00 4			-	-	0.1VDD *	V	VDD = 3.0V			
D081		with TTL buffer	-	_	0.4		IOL = 6 mA, VDD = 4.5V Note 6			
D082		RA2 and RA3	-	_	3.0	V	IOL = 60.0  mA, VDB = 6.0 V			
			-	_	0.4	V	IOL = 60.0  mA, VDD = 2.5V			
			-	_	0.6	V	10L = 60.0 mA, VDD = 4.5V			
D083		OSC2/CLKOUT	-	_	0.4	V	IOL = 1 mA, VDD = 4.5V			
D084		(RC and EC osc modes)	-	_	0.1Vdd *	V	IOL = VDQ/5 mA			
						$\sim$	(PIC17LC75X only)			
		Output High Voltage (Note 3)				VV				
D090	Vон	I/O ports (except RA2 and RA3)	)			$  \setminus \rangle$	10 H = -3 DD/2.500 mA			
			0.9Vdd	-		Y I	$4.5V \leq VDD \leq 6.0V$			
			0.9Vdd *	- ~		$\bigvee$	VDD = 3.0V			
D091		with TTL buffer	2.4	$\backslash$		$\sum_{i=1}^{n}$	ІОН = -6.0 mA, VDD = 4.5V Note 6			
D093		OSC2/CLKOUT	2.4	$\langle \rangle$	$\backslash \not$	V	ЮН = -5 mA, VDD = 4.5V			
D094		(RC and EC osc modes)	0.9VDØ*	$  \not - /$	$\langle \rangle$	V	IOH = -VDD/5 mA			
				$\land \land$	Ň		(PIC17LC75X only)			
D150	Vod	Open Drain High Voltage	<u> </u>	$\langle \mathcal{F} \rangle$	12	V	RA2 and RA3 pins only			
			$\langle \rangle$	$\langle \rangle \rangle$			Pulled-up to externally applied voltage			
		Capacitive Loading Specs	$\frown \frown \frown$	ert						
		on Output Pins	$\langle \cdot \rangle$							
D100	Cosc <sub>2</sub>		$\langle \rangle \rightarrow \rangle$	_	25 ‡	pF	In EC or RC osc modes			
			$\wedge$				when OSC2 pin is outputting			
		$  \rangle \rangle \rangle \rangle$					CLKOUT. external clock is used to			
		$ $ // $\wedge$ $\setminus$ /					drive OSC1.			
D101	Сю	All I/O pins and ØSC2			50 ±	pF				
		(in RC mode)	_	_	50 +	pr				
D102	CAD	System Interface Bus			50 +	~E	In Microprocessor or			
102	CAD /	(PORTC, PORTD and PORTE)	-	_	50 ‡	pF	Extended Microcontroller			

Standard Operating Conditions (unless otherwise stated)

These parameters are characterized but not tested.

Data in) Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

These parameters are for design guidance only and are not tested, nor characterized. **±** 

In RCoscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the Note 1: PIC17CXXX devices be driven with external clock in RC mode.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as coming out of the pin.
- 4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17C75X Programming Specifications (Literature number DS TBD).

5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.

6: For TTL buffers, the better of the two specifications may be used.

t

mode

DC CHAR/	ACTERI	STICS	Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \leq TA \leq +40^{\circ}C$ Operating voltage VDD range as described in Section 20.1						
Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
		Internal Program Memory Programming Specs (Note 4)							
D110	VPP	Voltage on MCLR/VPP pin	12.75	_	13.25	V	Note 5		
D111	VDDP	Supply voltage during programming	4.75	5.0	5.25	V			
D112	IPP	Current into MCLR/VPP pin	_	25 ‡	50 ‡	mA			
D113	IDDP	Supply current during programming	-	-	30 ‡	mA			
D114	TPROG	Programming pulse width	100	-	1000	μs	Terminated via inter- nal/external interrupt or a reset		

- Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only t and are not tested.
- These parameters are for design guidance only and are not tested, not characterized. ‡
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger Input. It is not recommended that the PIC17CXX devices be driven with external clock in RC mode.
  - 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage correct may be measured at different input voltages.
  - 3: Negative current is defined as coming out of the pin,

4: These specifications are for the programming of the on-chip program memory EPROM through the use of the table write instructions. The complete programming specifications can be found in: PIC17CXX Programming Specifications (Literature number DS301/39).

- 5: The MCLR/VPP pin may be kept in this range at times other than programming, but is not recommended.
- 6: For TTL buffers, the better of the two specifications may be used.

Note 1: When using the Table Write for internal programming, the device temperature must be less than 40°C. Note 2: For In-circuit Serial Programming (ISR), refer to the device programming specification.


### 20.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	oS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	se symbols (pp) and their meanings:		
рр			Λ
ad	Address/Data	ost	Oscillator Start-Up Timer
al	ALE	pwrt	Power-Up Timer
сс	Capture1 and Capture2	rb	PORTB
ck	CLKOUT or clock	rd	RD
dt	Data in	rw	RD or WR
in	INT pin	tO	тоскі
io	I/O port	t123	TCLK12 and TCLK3
mc	MCLR	wdt	Watchdog Timer
oe	ŌĒ	wr	
os	OSC1		$\wedge$ $\setminus$ $\checkmark$ $\land$
Upperca	se symbols and their meanings:		
S			
D	Driven	L	Low
E	Edge	P \	Periòd
F	Fall	$\mathbb{R}$	Rise
н	High	$ \mathcal{M}/\rangle$	Valid
1	Invalid (Hi-impedance)	z	Hi-impedance
	$\searrow$		


### FIGURE 20-1: PARAMETER MEASUREMENT INFORMATION

All timings are measure between high and low measurement points as indicated in the figures below.



### 20.5 <u>Timing Diagrams and Specifications</u>





### TABLE 20-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	8	MHz	EC oso mode - Q8 devices (8 MHz devices)
		(Note 1)	DC	_	25	MHz	25 devices (25 MHz devices)
		, ,	DC	-	33	MHz	33 devices (33 MHz devices)
		Oscillator Frequency	DC	_	4	MHz <sup>‹</sup>	RC osc mode
		(Note 1)	1	_	8	MHz	XT ose mode - 98 devices (8 MHz devices)
			1	—	25	MHz	25 devices (25 MHz devices)
			1	—	33	MHz	- 33 devices (33 MHz devices)
			DC	-	2(`	MHz	DE osc mode
1	Tosc	External CLKIN Period	125	—		nş	EC osc mode - 08 devices (8 MHz devices)
		(Note 1)	40	- <		ns	- 25 devices (25 MHz devices)
			30.3		$\langle \not F \rangle$	ns	<ul> <li>- 33 devices (33 MHz devices)</li> </ul>
		Oscillator Period	250	$\overline{\langle \overline{\langle} \rangle}$	$\overline{1}\overline{7}$	ns	RC osc mode
		(Note 1)	125	/_/	7,000	∕ns	XT osc mode - 08 devices (8 MHz devices)
			40	$\langle \prec \rangle$	1,000	ns	- 25 devices (25 MHz devices)
			30.3	$  \setminus - \setminus$	1,000	ns	- 33 devices (33 MHz devices)
			500	$\wedge \neq$	$\sim$	ns	LF osc mode
2	TCY	Instruction Cycle Time	121.2	4/Fosc	DC	ns	
		(Note 1)		$\land$			
3	TosL,	Clock in (OSC1)	10\$	/	_	ns	EC oscillator
	TosH	high or low time	ΚŽ,	Y			
4	TosR,	Clock in (QSC1)	$\neg \checkmark$	_	5‡	ns	EC oscillator
	TosF	rise or fall time	$\triangleright$				

† Data in "Typ" column is at 5V, 25% unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Instruction cycle period (Tc)) equals four times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "max." cycle time limit is "DC" (no clock) for all devices.






TABLE 20-3:	CLKOUT AND I/O TIMING REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Турт	Мах	Units	Conditions
10	TosL2ckL	OSC1↓ to CLKOUT		$\langle \rangle$	15 ‡	30‡	ns	Note 1
11	TosL2ckH	OSC1↓ to CLKOUT	$\uparrow \qquad ( ) \  \  \  \  \  \  \  \  \  \  \  \  \$	<u> </u>	15 ‡	30 ‡	ns	Note 1
12	TckR	CLKOUT rise time	$\overline{ \langle     \rangle}$	<u> </u>	5‡	15 ‡	ns	Note 1
13	TckF	CLKOUT fall time		- <	5‡	15 ‡	ns	Note 1
14	TckH2ioV	CLKOUT ↑ to Port <	PIC17CXXX	—	—	0.5TCY + 20 ‡	ns	Note 1
		out valid	PUCITLCXXX	—	_	0.5TCY + 50 ‡	ns	Note 1
15	TioV2ckH	Port in valid before	PIC17CXXX	0.25Tcy + 25 ‡	—	_	ns	Note 1
		CLKOUT	PIC17LCXXX	0.25Tcy + 50 ‡	—	_	ns	Note 1
16	TckH2iol	Port in hold after Cl	KØUT?	0‡	_	_	ns	Note 1
17	TosL2ioV	ØSC11 (Q1 cycle)	o Port out valid	—	_	100 ‡	ns	
18	TosL2iol <	OSC1↓ (Ø2 cycle) i ∖VO in hold time)	o Port input invalid	0‡		—	ns	
19	TioV2osL	Port input valid to C (I/O in setup time)	SC1↓	30 ‡		—	ns	
20	TioR	Port output rise time	9	—	10 ‡	35 ‡	ns	
21	TIOF	Port output fall time		—	10 ‡	35 ‡	ns	
22	ŢinHL	INT pin high or low	time	25 *	—	—	ns	
23	TrbHL	RB7:RB0 change IN	IT high or low time	25 *	—	—	ns	


These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Measurements are taken in EC Mode where CLKOUT output is 4 x Tosc.





## TABLE 20-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS


Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	100 *	—	_	ns	VDD = 5V
31	Twdt	Watchdog Timer Time-out Period (Prescale = 1)	5 *	12	25 *	ms	VDD = 5V
32	Тоѕт	Oscillation Start-up Timer Period	_	1024Tosc§	_	ms	Tosc = OSC1 period
33	TPWRT	Power-up Timer Period	40 *	96	200 *	ms	VDD = 5V
34	Tioz	MCLR to KO his impedance	100 ‡	—	_	ns	Depends on pin load
35	TmcL2ad	MCLR to System Inter- PIC17CXXX	_	—	100 *	ns	
		face bus (AD15:AD0>) PIC17LCXXX	_		120 *	ns	
36	TBOR	Brown-out Reset Pulse Width (low)	100 *	_	_	ns	$3.8V \leq V\text{DD} \leq 4.2V$

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t These parameters are for design guidance only and are not tested, nor characterized.

### FIGURE 20-5: TIMER0 EXTERNAL CLOCK TIMINGS




### TABLE 20-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20 §	-	$\frown$	ns	$\searrow$
			With Prescaler	10*	-/	$\square$	ns	
41	TtOL	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20 §	$ $ $\leq$	$\bigtriangledown$	AS	>
			With Prescaler	10*	-	$\overline{\langle}$	ns	
42	Tt0P	T0CKI Period		Greater of:	-	$\neq$	ns	N = prescale value
				20 ns or <u>Tcy + 40 §</u> N	$\left \right\rangle$	$\triangleright$		(1, 2, 4,, 256)

- These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- § This specification ensured by design.

### FIGURE 20-6: TIMER1, TIMER2, AND TIMER3 EXTERNAL CLOCK TIMINGS




### TABLE 20-6: TIMER1, TIMER2, AND TIMER3 EXTERNAL CLOCK REQUIREMENTS

Param. No.	Sym	Characteristic	Min	Тур †	Max	Units	Conditions
45	Tr123H	TCLK12 and TCLK3 high time	0.5TCY + 20 §	_	_	ns	
46	Tt123L	TCLK12 and TCLK3 low time	0.5Tcy + 20 §	—	-	ns	
47	Ťt123P	TCLK12 and TCLK3 input period	<u>Tcy + 40</u> § N	_	—	ns	N = prescale value $(1, 2, 4, 8)$
48	TckE2tmrI	Delay from selected External Clock Edge to Timer increment	2Tosc §		6Tosc §	_	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 20-7: CAPTURE TIMINGS



### TABLE 20-7: CAPTURE REQUIREMENTS


Param. No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
50	TccL	Capture pin input low time	10 *	-	$\leq$	NS	$\land$
51	TccH	Capture pin input high time	10 *	_	_	ns <	
52	TccP	Capture pin input period	<u>2Tcy</u> § N		X	ns	N = prescale value (4 or 16)

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

### FIGURE 20-8: PWM TIMINGS




### TABLE 20-8: PWM REQUIREMENTS

Param. No.	Sym	Characteristic	$\sum$	$\searrow$	Min	Тур†	Max	Units	Conditions
53	TccR	PWM pin output ri	se time	/	_	10 *	35 *	ns	
54	TccF	PWM pin output is	ll time			10 *	35 *	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 59, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 20-9: SPI MASTER MODE TIMING (CKE = 0)




### TABLE 20-9: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 0)

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	SS↓ to SCK↓ or SCK↑ input	Тсү *	—		ns	
71	TscH	SCK input high time (slave mode)	TCY + 20 *	—	_	ns	
72	TscL	SCK input low time (slave mode)	TCY + 20 *	—	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK	100 *	—	—	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	100 *	—	—	ns	
75	TdoR	SDO data output rise time	_	10	25 *	ns	
76	TdoF	SDO data output fall time	_	10	25 *	ns	
78	TseR	SCK output rise time (master mode)	_	10	25 *	ns	
79	TseF	SCK output fall time (master mode)	_	10	25 *	ns	
80	TscH2doV. TscL2doV	SDO data output valid after SCK	—	—	50 *	ns	

\* Characterized but not tested.

To Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are no tested.

### FIGURE 20-10: SPI MASTER MODE TIMING (CKE = 1)




### TABLE 20-10: SPI MODE REQUIREMENTS (MASTER MODE, CKE = 1)

Param. No.	Sym	Characteristic	Min	Ťyp†	Max	Units	Conditions
71	TscH	SCK input high time (slave mode)	Tey + 20 *	_	_	ns	
72	TscL	SCK input low time (slave mode)	TGY ¥ 20 *	_	_	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100 *	—	_	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100 *	—	_	ns	
75	TdoR	SDO data output rise time	—	10	25 *	ns	
76	TdoF	SØO data output fall time	—	10	25 *	ns	
78	TscR	SCK output rise time (master mode)	—	10	25 *	ns	
79	TscF	SCK output fall time (master mode)	—	10	25 *	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	—	_	50 *	ns	
81	TdoV2scH TdoV2scL	SDQ data output setup to SCK	TCY *	—	_	ns	

\* Characterized but not tested.

+ Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 20-11: SPI SLAVE MODE TIMING (CKE = 0)




### TABLE 20-11: SPI MODE REQUIREMENTS (SLAVE MODE TIMING (CKE = 0)

Param. No.	Sym	Characteristic	Win	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	Тсү *			ns	
71	TscH	SCK input high time (slave mode)	TCY + 20 *			ns	
72	TscL	SCK input low time (slave mode)	TCY + 20 *			ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100 *			ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	100 *	_		ns	
75	TdoR	SDO data output rise time	_	10	25 *	ns	
76	TdøF	SDQ data output fall time	_	10	25 *	ns	
77	TssH2doz	<u>উ</u> इी to SDO output hi-impedance	10 *		50 *	ns	
78 <	TscR	SCK output rise time (master mode)	_	10	25 *	ns	
79	ŢscF	SCK output fall time (master mode)	_	10	25 *	ns	
80	TscH2deV, TscL2doV	SDO data output valid after SCK edge	_	—	50 *	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5Tcy + 40 *	_	_	ns	

\* Characterized but not tested.

† Data in <sup>★</sup>Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 20-12: SPI SLAVE MODE TIMING (CKE = 1)




### TABLE 20-12: SPI MODE REQUIREMENTS (SLAVE MODE, CKE = 1)

Param. No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	TCY *		—	ns	
71	TscH	SCK input high time (slave mode)	TCY + 20 *	—	—	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20 *	—	—	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK	100 *	—	—	ns	
75	TdoR	SDO data output rise time	_	10	25 *	ns	
76	TdoF <	SQO data output fall time	—	10	25 *	ns	
77	TssH2doZ	SS to SDO output hi-impedance	10 *	_	50 *	ns	
80	TscH2doV, TscI_2doV	SDQ data output valid after SCK edge	—	—	50 *	ns	
82	TssL2doV	SDQ data output valid after $\overline{SS}\downarrow$	_	—	50 *	ns	
83	TscH2ssH, TscL2ssH	SS ↑ after SCK edge	1.5Tcy + 40 *	_	_	ns	

\* Characterized but not tested.

+ Data in "Type" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.







### TABLE 20-13: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition Setup time	100 kHz mode 400 kHz mode	2(Tosc)(BRG + 1) § 2(Tosc)(BRG + 1) §			ns	Only relevant for repeated START condi- tion
91	THD:STA	START condition Hold time	1 MHz mode <sup>(1)</sup> 100 kHz mode 400 kHz mode	2(Tosc)(BRG + 1) \$ 2(Tosc)(BRG + 1) \$ 2(Tosc)(BRG + 1) \$			ns	After this period the first clock pulse is generated
92	Τςυ:ςτο	STOP condition	1 MHz mode <sup>(1)</sup> 100 kHz mode	2(TOSC)(BRG + 1) § 2(TOSC)(BRG + 1) §	- -			
		Setup time	400 kHz mode	2(TOSC)(BRG + 1) § 2(TOSC)(BRG + 1) §			ns	
93	THD:STO	STOP condition Hold time		2(Tosc)(BRG + 1) § 2(Tosc)(BRG + 1) §	—		ns	
			1 MHz mode (1)	2(Tosc)(BRG + 1) §		-		

§ This specification ensured by design. For the value required by the I<sup>2</sup>C specification, please refer to Figure E-11.





Param. No.	Sym	Characteristic		Min	Max	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	2(Tosc)(BRG + 1) §		μs	
			400 kHz mode	2(Tosc)(BRG + 1) §	—	μs	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	μs	
101	TLOW	Clock low time	100 kHz mode	2(Tosc)(BRG + 1) §	—	μs	
			400 kHz mode	2(Tosc)(BRG + 1) §	—	μs	
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	—	μs	4
102	TR	SDA and SCL	100 kHz mode	_	1000 *	ns	Cb is specified to be from
		rise time	400 kHz mode	20 + 0.1Cb *	300 *	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	300 *	ns	
103	TF	SDA and SCL	100 kHz mode	—	300 *	ns	Cb is specified to be from
		fall time	400 kHz mode	20 + 0.1Cb *	300 *	ns	10 to 400 pF
			1 MHz mode <sup>(1)</sup>	_	100 *	ns	
90	TSU:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §	—	μs	Oply relevant for repeated
		setup time	400 kHz mode	2(Tosc)(BRG + 1) §	7	μs	START condition
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	$f \neq r$	μs	
91	THD:STA	START condition	100 kHz mode	2(Tosc)(BRG + 1) §		Vμş	After this period the first
		hold time	400 kHz mode	2(Tosc)(BRG + 1) §	$\langle - \rangle$	μs	clock pulse is generated
			1 MHz mode <sup>(1)</sup>	2(Tosc)(BRG + 1) §	$\left[ \right]$	μs	
106	THD:DAT	Data input	100 kHz mode		2-2	ns	
		hold time	400 kHz mode		0.9*	μs	
			1 MHz mode <sup>(1)</sup>	TBD*	$\triangleright$ –	ns	
107	TSU:DAT	Data input	100 kHz mode <	250*	—	ns	Note 2
		setup time	400 kHz møde	100 *	—	ns	
			1 MHz mode (1)	TBD*	-	ns	
92	TSU:STO	STOP condition	100 KHz mode	2(TOSC)(BRG + 1) §	-	μs	
		setup time	400 kHz hoode	2(Tosc)(BRG + 1) §	—	μs	
			1 MHz mode (1)	2(Tosc)(BRG + 1) §	-	μs	
109	ΤΑΑ	Output valid	100 kHz mode	_	3500 *	ns	
		from clock	400 kHz mode	—	1000 *	ns	
		// ^ `	1 MHz mode <sup>(1)</sup>	—	—	ns	
110	TBUF	Bus free time	100 KHz mode	4.7 ‡	—	μs	Time the bus must be free
		$  \setminus \vee / /$	400 kHz mode	1.3 ‡	—	μs	before a new transmission
		$\land \land \lor /$	1 MHz mode <sup>(1)</sup>	TBD *	—	μs	can start
D102 ‡	Ćb/	Bus capacitive loa	ding	_	400 *	pF	

TABLE 20-14:	I <sup>2</sup> C BUS DATA REQUIREMENTS
--------------	--

\* Characterized but not tested.


This specification ensured by design. For the value required by the I<sup>2</sup>C specification, please refer to Figure E-11.

t/ These parameters are for design guidance only and are not tested, nor characterized.

Note 1: Maximum pin capacitance = 10 pF for all  $I^2C$  pins.

2: A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the parameter # 107 ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line. Parameter # 102.+ # 107 = 1000 + 250 = 1250 ns (for 100 kHz-mode) before the SCL line is released.

### FIGURE 20-15: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




### TABLE 20-15: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Тур†	Max	Units	Gond	ditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE) Clock high to data out valid	PIC17 <b>C</b> XXX PIC17 <b>LC</b> XXX	_	$ \rightarrow $	50 75.*	ns		
121	TckRF	Clock out rise time and fall time (Master Mode)	PIC17 <b>C</b> XXX PIC17 <b>LC</b> XXX	Ę,		25 40 *	ns ns		
122	TdtRF	Data out rise time and fall time	PIC17 <b>C</b> XXX PIC17 <b>LC</b> XXX		$\left  \right\rangle$	25 40 *	ns ns		

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### FIGURE 20-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 20-16: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Çharacteristic	Min	Тур†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE)					
		Data hold before CK↓ (DT hold time)	15	-	—	ns	
126	Tck/L2dfl	Data hold after CK $\downarrow$ (DT hold time)	15	—		ns	

† Data in "Two" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# TABLE 20-17:A/D CONVERTER CHARACTERISTICS:<br/>PIC17LC752/756-08 (COMMERCIAL, INDUSTRIAL)<br/>PIC17C752/756-25 (COMMERCIAL, INDUSTRIAL)<br/>PIC17C752/756-33 (COMMERCIAL, INDUSTRIAL)

Param. No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
A01	NR	Resolution		_	_	10	bit	$VREF = VDD = 5.12V$ , $VSS \le VAIN \le VREF$
A02	EABS	Absolute error	Absolute error		—	< ±1	LSb	$V{\sf REF} = V{\sf DD} = 5.12V,  V{\sf SS} \le V{\sf AIN} \le V{\sf REF}$
A03	EIL	Integral linearity	error	_	—	< ±1	LSb	$VREF = VDD = 5.12V$ , $VSS \le VAIN \le VREF$
A04	Edl	Differential linea	rity error		—	< ±1	LSb	$VREF = VDD = 5.12V, VSS \leq VAIN \leq VREF$
A05	Efs	Full scale error		_	_	< ±1	LSb	$VREF = VDD = 5.12V, VSS \leq VAIN \leq VREF$
A06	EOFF	Offset error		_	—	< ±1	LSb	$VREF = VDD = 5.12V$ , $VSS \leq VAIN \leq VREF$
A10	_	Monotonicity		_	guaranteed	—	—	VSS < VAIN + VREF
A20	VREF	Reference volta (VREFH - VREFL)		0V	_	_	V	
A21	Vrefh	Reference volta	ge High	Vss + 3.0V	_	AVDD + 0.3V	V	
A22	Vrefl	Reference volta	ge Low	AVss - 0.3V	_	AVdd - 3.0V	×.	
A25	VAIN	Analog input vol	tage	Vss - 0.3V	_	VREF 4 0.3V		
A30	Zain	Recommended of analog voltag		_	-	10.0	ks	
A40	IAD	A/D conversion	17 <b>C</b> XXX	_	180	$\langle \mathcal{F} \rangle$	μA	Average current consumption when
		current (VDD)	17 <b>LC</b> XXX	—	90	$\overline{)}$	μΑ	A/D is on. (Note 1)
A50	IREF	VREF input curre	ent (Note 2)	10		1000	μA μA	During VAIN acquisition. Based on differential of VHOLD to VAIN. To charge CHOLD see Section 16.1. During A/D conversion cycle


These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: When A/D is off, it will not consume any current other than minor leakage current. The power-down current spec includes any such leakage from the A/D module.

2: VREF current is from RGO and RG1 pins or AVDD and AVSS pins, whichever is selected as reference input.

### FIGURE 20-17: A/D CONVERSION TIMING



### TABLE 20-18: A/D CONVERSION REQUIREMENTS

Param.	Sym	Characteristic		Min	TqyT	Max	Units	Conditions
No.								
130	TAD	A/D clock period	PIC17CXXX	1,6	$\searrow$	—	μs	Tosc based, VREF ≥ 3.0V
			PIC17LCXXX	3.0	<u> </u>	_	μs	TOSC based, VREF full range
			PIC17CXXX	2.0*	4.0	6.0 *	μs	A/D RC Mode
			PIC17LCXXX	3.0 *	6.0	9.0 *	μs	A/D RC Mode
131	Тсму	Conversion time (not including acquisit	tion time) (Note 1)	∑ 12 §	—	13 §	TAD	
132	TACQ	Acquisition time		(Note 2)	40	—	μs	
				10 *	_	_	μs	The minimum time is the amplifier settling time. This may be used if the "new" input voltage has not changed by more than 1LSb (i.e. 5mV @ 5.12V) from the last sampled voltage (as stated on CHOLD).
134	Teo	Q4 to ĂDCLK start			Tosc/2 §	_		If the A/D clock source is selected as RC, a time of TCY is added before the A/D clock starts. This allows the sleep instruction to be exe- cuted.


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

§ This specification ensured by design.

Note 1: ADRES register may be read on the following TCY cycle.

2: See Section 16.1 for minimum conditions when input voltage has changed more then 1 LSb.



### FIGURE 20-18: MEMORY INTERFACE WRITE TIMING




_					$\rightarrow$			
Param. No.	Sym	Characteristic		Min	Typt	Max	Units	Conditions
150	TadV2alL	AD<15:0> (address) valid to	PIC17CXXX	0,25Tcy - 10	> -	_		
		ALE↓ (address setup time)	PIC17LCXXX	TBD	—		ns	
151	TalL2adl	ALE↓ to address out invalid	PIQ17CXXX	0	—	_		
		(address hold time)	PIC17LCXXX	TBD	_		ns	
152	TadV2wrL	Data out valid to $\overline{WR} \downarrow$	RICIZOXXX	0.25Tcy - 40	_			
		(data setup time)	RICHTLCXXX	TBD	_		ns	
153	TwrH2adl	WR↑ to data out invalid	PIC17CXXX	_	0.25Tcy §			
		(data hold time)	PIG17LCXXX	_	TBD		ns	
154	TwrL	WR pulse width	PIC17CXXX	_	0.25Tcy §	_		
		$  \rangle \rangle \langle \vee \rangle$	PIC17LCXXX	_	TBD	_	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5/, 25% unless otherwise stated. These parameters are for design guidance only and are not t tested.

§ This specification ensured by design.

### FIGURE 20-19: MEMORY INTERFACE READ TIMING



### TABLE 20-20: MEMORY INTERFACE READ REQUIREMENTS

Param. No.	Sym	Characteristic		Min	Тхрт	Max	Units	Conditions
150	TadV2alL	AD15:AD0 (address) valid to	PIC17 <b>C</b> XXX	0.25Tcy/10		$\bigvee$ -		
		ALE↓ (address setup time)	PIC17LCXXX	TBD		<u> </u>	ns	
151	TalL2adl	ALE $\downarrow$ to address out invalid	PIC17 <b>C</b> XXX	5*	/_	_	ns	
		(address hold time)	PIC17LCXXX	TBQ	$\searrow$	_	115	
160	TadZ2oeL	AD15:AD0 hi-impedance to	PIC17CXXX	\\ \Q* \\	$\geq$ –	—	ns	
		OE↓	PIC17LCXXX	TBD	_	-	115	
161	ToeH2adD	OE↑ to AD15:AD0 driven	PIC17CXXX	0.25Tcy - 15	—	_		
			PIG17LCXXX	TBD	_	_	ns	
162	TadV2oeH	Data in valid before OE↑	PIC17 <b>C</b> XXX	35	_	_		
		(data setup time)	PIC17LCXXX	TBD	—	_	ns	
163	ToeH2adI	OEîto data in invalid	PIC17CXXX	0	_	_		
		(data hold time)	PIC17LCXXX	TBD	_		ns	
164	TalH	ALE pulse width	PIC17 <b>C</b> XXX	_	0.25TCY §	—	ns	
			PIC17LCXXX	_	TBD	_	115	
165	ToeL	OE pulse width	PIC17 <b>C</b> XXX	0.5Tcy - 35 §	—	—	20	
	Ň	$\bigvee \longrightarrow$	PIC17LCXXX	TBD	—	_	ns	
166	TalH2alH	ALÈ€ to ALE↑(cycle time)	PIC17 <b>C</b> XXX	_	TCY §	_	ns	
	$\langle \rangle$		PIC17LCXXX	_	TBD	—	115	
167	Tacc	Address access time	PIC17 <b>C</b> XXX		—	0.75Tcy - 30	ns	
			PIC17LCXXX	_	—	TBD		
168	Toe 🗸	Output enable access time	PIC17 <b>C</b> XXX	—	—	0.5Tcy - 45	ns	
		(OE low to Data Valid)	PIC17LCXXX	—	—	TBD		

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### 21.0 PIC17C752/756 DC AND AC CHARACTERISTICS


The graphs and tables provided in this section are for design guidance and are not tested nor guaranteed. In some graphs or tables the data presented is outside specified operating range (e.g. outside specified VDD range). This is for information only and devices are ensured to operate properly only within the specified range.

The data presented in this section is a statistical summary of data collected on units from different lots over a period of time. "Typical" represents the mean of the distribution while "max" or "min" represents (mean +  $3\sigma$ ) and (mean -  $3\sigma$ ) respectively where  $\sigma$  is standard deviation.


### TABLE 21-1: PIN CAPACITANCE PER PACKAGE TYPE

Pin Name	Typical Capacitance (pF)					
	64-pin DIP	68-pin PLCC	64-pin TQFP			
All pins, except MCLR, VDD, and VSS	10	10	10			
MCLR pin	20	20	20			


### FIGURE 21-1: TYPICAL RC OSCILLATOR FREQUENCY vs. TEMPERATURE














5.0

5.5

VDD (Volts)

6.0

6.5

#### **RC OSCILLATOR FREQUENCIES TABLE 21-2**:

4.5

0.0

4.0

Cext	Rext	Average Fosc @ 5V, 25°C				
22 pF	10k	3.33 MHz	± 12%			
	100k	(353 KHZ)	± 13%			
100 pF	3.3k	3,54 MHz	± 10%			
	5.1k	2,43 MHz	± 14%			
	10k	1.30 MHz	± 17%			
	100k	129 kHz	± 10%			
300 pF	3.3k	1.54 MHz	± 14%			
	5.1k	980 kHz	± 12%			
	10k	564 kHz	± 16%			
	160K	35 kHz	± 18%			

© 1997 Microchip Technology Inc.




FIGURE 21-5: TRANSCONDUCTANCE (gm) OF LF OSCILLATOR vs. VDD







FIGURE 21-6: TRANSCONDUCTANCE (gm) OF XT OSCILLATOR vs. VDD



























# FIGURE 21-13: WDT TIMER TIME-OUT PERIOD vs. VDD



#### FIGURE 21-14: IOH vs. VOH, VDD = 3V




FIGURE 21-15: IOH vs. VOH, VDD = 5V







FIGURE 21-16: IOL vs. VOL, VDD = 3V




# FIGURE 21-17: IOL vs. VOL, VDD = 5V

















# **PIC17C75X**

NOTES:


# 22.0 PACKAGING INFORMATION

### 22.1 64-Lead Plastic Surface Mount (TQFP 10x10x1 mm Body 1.0/0.10 mm Lead Form)




	Package Group: Plastic TQFP									
		Millimeters		Inches						
Symbol	Min	Nominal	Мах	Min	Nominal	Max				
α	0°	-	<b>7</b> °	0°		<b>7</b> °				
Α	-	-	1.20							
A1	0.05	0.10	0.15							
A2	0.95	1.00	1.05							
b	0.17	0.22	0.27							
b1	0.17	0.20	0.23							
D	-	12.00	-							
D1	-	10.00	-							
E	-	12.00	-							
E1	-	10.00	-							
е	-	0.50	-							
L	0.45	0.60	0.75							
N	-	64	-			64				

# 22.2 64-Lead Plastic Dual In-line (750 mil)



	Package Group: Plastic Dual In-Line (PLA)								
		Millimeters		Inches					
Symbol	Min	Max	Notes	Min	Max	Notes			
α	0°	15°		<b>0</b> °	15°				
А	_	5.08		_	0.200				
A1	0.51	_		0.020	-				
A2	3.38	4.27		0.133	0.168				
В	0.38	0.56		0.015	0.022				
B1	.076	1.27	Typical	0.030	0.050	Typical			
С	0.20	0.30	Typical	0.008	0.012	Typical			
D	57.40	57.91		2.260	2.280				
D1	55.12	55.12	Reference	2.170	2.170	Reference			
E	19.05	19.69		0.750	0.775				
E1	16.76	17.27		0.660	0.680				
e1	1.73	1.83	Typical	0.068	0.072	Typical			
eA	19.05	19.05	Reference	0.750	0.750	Reference			
eB	19.05	21.08		0.750	0.830				
L	3.05	3.43		0.120	0.135				
N	64	64		64	64				
S	1.19	-		0.047	-				
S1	0.686	_		0.027	-				

#### 22.3 68-Lead Plastic Leaded Chip Carrier (Square)



	Package Group: Plastic Leaded Chip Carrier (PLCC)								
		Millimeters		Inches					
Symbol	Min	Max	Notes	Min	Мах	Notes			
А	4.191	4.699		0.165	0.185				
A1	2.286	2.794		0.090	0.110				
D	25.019	25.273		0.985	0.995				
D1	24.130	24.334		0.950	0.958				
D2	22.860	23.622		0.900	0.930				
D3	20.320	-	Reference	0.800	-	Reference			
E	25.019	25.273		0.985	0.995				
E1	24.130	24.334		0.950	0.958				
E2	22.860	23.622		0.900	0.930				
E3	20.320	-	Reference	0.800	-	Reference			
Ν	68	-		68	-				
CP	-	0.102		-	0.004				
LT	0.203	0.254		0.008	0.010				

# 22.4 Package Marking Information



Legend:	MMM XXX AA BB C	Microchip part number information Customer specific information* Year code (last 2 digits of calender year) Week code (week of January 1 is week '01') Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.					
	D <sub>1</sub> E	Mask revision number for microcontroller Assembly code of the plant or country of origin in which part was assembled.					
Note:         In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line thus limiting the number of available characters for customer specific information.							

Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

# **APPENDIX A: MODIFICATIONS**

The following is the list of modifications over the PIC16CXX microcontroller family:

- Instruction word length is increased to 16-bit. This allows larger page sizes both in program memory (8 Kwords verses 2 Kwords) and register file (256 bytes versus 128 bytes).
- 2. Four modes of operation: microcontroller, protected microcontroller, extended microcontroller, and microprocessor.
- 22 new instructions. The MOVF, TRIS and OPTION instructions have been removed.
- Four new instructions (TLRD, TLWT, TABLRD, TABLWT) for transferring data between data memory and program memory. They can be used to "self program" the EPROM program memory.
- Single cycle data memory to data memory transfers possible (MOVPF and MOVFP instructions). These instructions do not affect the Working register (WREG).
- 6. W register (WREG) is now directly addressable.
- 7. A PC high latch register (PCLATH) is extended to 8-bits. The PCLATCH register is now both readable and writable.
- 8. Data memory paging is redefined slightly.
- 9. DDR registers replaces function of TRIS registers.
- 10. Multiple Interrupt vectors added. This can decrease the latency for servicing interrupts.
- 11. Stack size is increased to 16 deep.
- 12. BSR register for data memory paging.
- 13. Wake up from SLEEP operates slightly differently.
- 14. The Oscillator Start-Up Timer (OST) and Power-Up Timer (PWRT) operate in parallel and not in series.
- 15. PORTB interrupt on change feature works on all eight port pins.
- 16. TMR0 is 16-bit plus 8-bit prescaler.
- 17. Second indirect addressing register added (FSR1 and FSR2). Configuration bits can select the FSR registers to auto-increment, auto-decrement, remain unchanged after an indirect address.
- 18. Hardware multiplier added (8 x 8  $\rightarrow$  16-bit)
- 19. Peripheral modules operate slightly differently.
- 20. A/D has both a VREF+ and VREF-.
- 21. USARTs do not implement BRGH feature.
- 22. Oscillator modes slightly redefined.
- 23. Control/Status bits and registers have been placed in different registers and the control bit for globally enabling interrupts has inverse polarity.
- 24. In-circuit serial programming is implemented differently.

# **APPENDIX B: COMPATIBILITY**

To convert code written for PIC16CXXX to PIC17CXXX, the user should take the following steps:

- 1. Remove any TRIS and OPTION instructions, and implement the equivalent code.
- 2. Separate the interrupt service routine into its four vectors.
- 3. Replace:

4.

N	MOVF	REG1,	W
V	with:		
N	MOVFP	REG1,	WREG
F	Replace:		
N	MOVF	REG1,	W
N	MOVWF	REG2	
V	with:		
N	MOVPF	REG1,	REG2 ; Addr(REG1)<20h
C	or		
N	MOVFP	REG1,	REG2 ; Addr(REG2)<20h

Note: If REG1 and REG2 are both at addresses greater then 20h, two instructions are required. MOVFP REG1, WREG ; MOVPF WREG, REG2 ;

- 5. Ensure that all bit names and register names are updated to new data memory map locations.
- 6. Verify data memory banking.
- 7. Verify mode of operation for indirect addressing.
- 8. Verify peripheral routines for compatibility.
- 9. Weak pull-ups are enabled on reset.

To convert code from the PIC17C42 to all the other PIC17CXXX devices, the user should take the following steps.

- 1. If the hardware multiply is to be used, ensure that any variables at address 18h and 19h are moved to another address.
- 2. Ensure that the upper nibble of the BSR was not written with a non-zero value. This may cause unexpected operation since the RAM bank is no longer 0.
- 3. The disabling of global interrupts has been enhanced so there is no additional testing of the GLINTD bit after a BSF CPUSTA, GLINTD instruction.

# APPENDIX C: WHAT'S NEW

This is the first revision of the Data Sheet . Nothing new at this time.

# **APPENDIX D: WHAT'S CHANGED**

This is the first revision of the Data Sheet . Nothing new at this time.

# APPENDIX E: I<sup>2</sup>C<sup>™</sup> OVERVIEW

This section provides an overview of the Inter-Integrated Circuit ( $I^2C$ ) bus, with Section 15.2 discussing the operation of the SSP module in  $I^2C$  mode.

The  $l^2C$  bus is a two-wire serial interface developed by the Philips Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. This device will communicate with fast mode devices if attached to the same bus.

The  $l^2C$  interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" which initiates transfer on the bus and generates the clock signals to permit that transfer, while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, including general call support. Table E-1 defines some of the  $l^2C$  bus terminology. For additional information on the  $l^2C$  interface specification, refer to the Philips document "*The*  $l^2C$  bus and how to use it." #939839340011, which can be obtained from the Philips Corporation.

In the I<sup>2</sup>C interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read-from/write-to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is they can be thought of as operating in either of these two relations:

- Master-transmitter and Slave-receiver
- · Slave-transmitter and Master-receiver

In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus.


# TABLE E-1: I<sup>2</sup>C BUS TERMINOLOGY

External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the  $I^2C$  bus is limited only by the maximum bus loading specification of 400 pF.

#### E.1 <u>Initiating and Terminating Data</u> <u>Transfer</u>

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. The START and STOP conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

#### FIGURE E-1: START AND STOP CONDITIONS




Term	Description
Transmitter	The device that sends the data to the bus.
Receiver	The device that receives the data from the bus.
Master	The device which initiates the transfer, generates the clock and terminates the transfer.
Slave	The device addressed by a master.
Multi-master	More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure that ensures that only one of the master devices will control the bus. This ensure that the transfer data does not get corrupted.
Synchronization	Procedure where the clock signals of two or more devices are synchronized.


# E.2 ADDRESSING I<sup>2</sup>C DEVICES

There are two address formats. The simplest is the 7-bit address format with a  $R/\overline{W}$  bit (Figure E-2). The more complex is the 10-bit address with a  $R/\overline{W}$  bit (Figure E-3). For 10-bit address format, two bytes must be transmitted with the first five bits specifying this to be a 10-bit address.






#### FIGURE E-3: I<sup>2</sup>C 10-BIT ADDRESS FORMAT



#### E.3 Transfer Acknowledge


All data must be transmitted per byte, with no limit to the number of bytes transmitted per data transfer. After each byte, the slave-receiver generates an acknowledge bit (ACK) (Figure E-4). When a slave-receiver doesn't acknowledge the slave address or received data, the master must abort the transfer. The slave must leave SDA high so that the master can generate the STOP condition (Figure E-1).

#### FIGURE E-4: SLAVE-RECEIVER ACKNOWLEDGE



If the master is receiving the data (master-receiver), it generates an acknowledge signal for each received byte of data, except for the last byte. To signal the end of data to the slave-transmitter, the master does not generate an acknowledge (not acknowledge). The slave then releases the SDA line so the master can generate the STOP condition. The master can also generate the STOP condition during the acknowledge pulse for valid termination of data transfer.

If the slave needs to delay the transmission of the next byte, holding the SCL line low will force the master into a wait state. Data transfer continues when the slave releases the SCL line. This allows the slave to move the received data or fetch the data it needs to transfer before allowing the clock to start. This wait state technique can also be implemented at the bit level, Figure E-5. The slave will inherently stretch the clock, when it is a transmitter, but will not when it is a receiver. The slave will have to clear the CKP bit to enable clock stretching when it is a receiver.



#### FIGURE E-5: DATA TRANSFER WAIT STATE


Figure E-6 and Figure E-7 show Master-transmitter and Master-receiver data transfer sequences.

When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

#### FIGURE E-6: MASTER-TRANSMITTER SEQUENCE

For 7-bit address: For 10-bit address: S Slave Address R/W A1 Slave Address A2 S Slave Address R/W A Data A Data A/A P Second byte First 7 bits '0' (write) -data transferred -(write) (n bytes - acknowledge) A master transmitter addresses a slave receiver with a 7-bit address. The transfer direction is not changed. Data A Data A/A P A = acknowledge (SDA low)  $\overline{A}$  = not acknowledge (SDA high) From master to slave S = Start Condition A master transmitter addresses a slave receiver From slave to master P = Stop Condition with a 10-bit address.

# FIGURE E-7: MASTER-RECEIVER SEQUENCE



# FIGURE E-8: COMBINED FORMAT

	(read or write) (n bytes + acknowledge)						
S Slave Address R/W A	Data A/A Sr Slave Address R/W A Data A/A P						
(read) Sr = repeated (write) Direction of transfer Start Condition may change at this point							
Transfer direction of data a	nd acknowledgment bits depends on $R/\overline{W}$ bits.						
Combined format:	« «						
Sr Slave Address R/W A First 7 bits	Slave Address A Data A $\overset{v}{}_{\alpha}$ Data A/A Sr Slave Address R/W A Data A $\overset{v}{}_{\alpha}$ Data A P						
(write)	" (read) _ "						
Combined format - A master addresses a slave with a 10-bit address, then transmits data to this slave and reads data from this slave.							
From master to slave	$\begin{array}{l} A = acknowledge (SDA low) \\ \overline{A} = not acknowledge (SDA high) \\ S = Start Condition \\ P = Stop Condition \end{array}$						

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure E-8.


#### E.4 <u>Multi-master</u>

The  $I^2C$  protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

#### E.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure E-9), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

#### FIGURE E-9: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:


- A repeated START condition
- A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

#### E.5 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high wait-state, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure E-10.


#### FIGURE E-10: CLOCK SYNCHRONIZATION



# E.6 <u>I<sup>2</sup>C Timing Specifications</u>


Table E-2 (Figure E-11) and Table E-3 (Figure E-12) show the timing specifications as required by the Philips specification for  $I^2C$ . For additional information please refer to to Section 15.2 and Section 20.5.

# FIGURE E-11: I<sup>2</sup>C BUS START/STOP BITS TIMING SPECIFICATION



# TABLE E-2: I<sup>2</sup>C BUS START/STOP BITS TIMING SPECIFICATION

Microchip Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated
		Setup time	400 kHz mode	600	—	—	115	START condition
91	THD:STA	START condition	100 kHz mode	4000	—	—	ns	After this period the first clock
		Hold time	400 kHz mode	600	—	—	115	pulse is generated
92	TSU:STO	STOP condition	100 kHz mode	4700	—	—	ns	
		Setup time	400 kHz mode	600	—	—	115	
93	THD:STO	STOP condition	100 kHz mode	4000 ‡	-	-	ns	
		Hold time	400 kHz mode	600 ‡	—	—	113	



### FIGURE E-12: I<sup>2</sup>C BUS DATA TIMING SPECIFICATION

### TABLE E-3: I<sup>2</sup>C BUS DATA TIMING SPECIFICATION

Microchip Parameter No.	Sym	Characteristic		Min	Мах	Units	Conditions
100	Thigh	Clock high time	100 kHz mode	4.0		μs	
			400 kHz mode	0.6	_	μs	
101	TLOW	Clock low time	100 kHz mode	4.7	—	μs	
			400 kHz mode	1.3	—	μs	
102	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	_	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first cloc
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109	ΤΑΑ	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	1000	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
D102	Cb	Bus capacitive loading		—	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode I<sup>2</sup>C-bus device can be used in a standard-mode I<sup>2</sup>C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.

# APPENDIX F: STATUS AND CONTROL REGISTERS

#### FIGURE F-1: PIC17C75X REGISTER FILE MAP

Addr	Unbanked	
00h	INDF0	
01h	FSR0	
02h	PCL	
03h	PCLATH	
04h	ALUSTA	
05h	TOSTA	
06h	CPUSTA	
07h	INTSTA	
08h	INDF1	
09h	FSR1	
0Ah	WREG	
0Bh	TMR0L	
0Ch	TMR0H	
0Dh	TBLPTRL	
0Eh	TBLPTRH	
0Fh	BSR	
	Bank 0	Bar
10h	PORTA	D
11h	DDRB	PC
12h	PORTB	D
13h	RCSTA1	PC
	DODEOL	-

0Fh	BSR							
	Bank 0	Bank 1 <sup>(1)</sup>	Bank 2 <sup>(1)</sup>	Bank 3 <sup>(1)</sup>	Bank 4 <sup>(1)</sup>	Bank 5 <sup>(1)</sup>	Bank 6 <sup>(1)</sup>	Bank 7 <sup>(1)</sup>
10h	PORTA	DDRC	TMR1	PW1DCL	PIR2	DDRF	SSPADD	PW3DCL
11h	DDRB	PORTC	TMR2	PW2DCL	PIE2	PORTF	SSPCON1	PW3DCH
12h	PORTB	DDRD	TMR3L	PW1DCH	—	DDRG	SSPCON2	CA3L
13h	RCSTA1	PORTD	TMR3H	PW2DCH	RCSTA2	PORTG	SSPSTAT	САЗН
14h	RCREG1	DDRE	PR1	CA2L	RCREG2	ADCON0	SSPBUF	CA4L
15h	TXSTA1	PORTE	PR2	CA2H	TXSTA2	ADCON1	—	CA4H
16h	TXREG1	PIR1	PR3L/CA1L	TCON1	TXREG2	ADRESL	—	TCON3
17h	SPBRG1	PIE1	PR3H/CA1H	TCON2	SPBRG2	ADRESH	—	—
	Unbanked							
18h	PRODL							
19h	PRODH							
1Ah	General							
156	Purpose RAM							
1Fh		(2)	(2, 2)	(2, 2)				
	Bank 0 <sup>(2)</sup>	Bank 1 <sup>(2)</sup>	Bank 2 (2, 3)	Bank 3 <sup>(2, 3)</sup>				
20h								
	General	General	General	General				
	Purpose	Purpose	Purpose	Purpose				
	RAM	RAM	RAM	RAM				
FFh								

Note 1: SFR file locations 10h - 17h are banked. The lower nibble of the BSR specifies the bank. All unbanked SFRs ignore the Bank Select Register (BSR) bits.

2: General Purpose Registers (GPR) locations 20h - FFh, 120h - 1FFh, 220h - 2FFh, and 320h - 3FFh are banked. The upper nibble of the BSR specifies this bank. All other GPRs ignore the Bank Select Register (BSR) bits.

3: These RAM banks are not implemented on the PIC17C752. Reading any register in this bank reads '0's.

# FIGURE F-2: ALUSTA REGISTER (ADDRESS: 04h, UNBANKED)

FS3	FS2	FS1	FS0	<u>R/W - x</u> OV	Z	DC	R/W - x C	R = Readable bit
bit7	1	1				1	bit0	W = Writable bit -n = Value at POR reset (x = unknown)
bit 7-6:	01 = Pos	FSR1 Mo t auto-dect t auto-incre t value de	rement FS	R1 value R1 value				
bit 5-4:	01 = Pos	FSR0 Mo t auto-dec t auto-incre 0 value de	rement FS ement FS	R0 value R0 value				
bit 3:	which cau 1 = Overf	s used for uses the si	gn bit (bit) ed for sigr	7) to chan				overflow of the 7-bit magnitude,
bit 2:		esult of an			peration is operation is			
bit 1:	For ADDW 1 = A carr $0 = No carr$	•	DLW instruc a the 4th Ic m the 4th	w order b low order	it of the res bit of the re rsed.		d	
bit 0:	1 = A carr Note rotate regist	F and ADD y-out from that a sub (RRCF, RI er.	the most otraction is LCF) instru	significan s executed uctions, th		g the two's ded with ei	compleme	ent of the second operand. For gh or low order bit of the source

R/W - (	
bit7	bit0 W = Writable bit U = Unimplemented, reads as '0' -n = Value at POR reset
bit 7:	INTEDG: RA0/INT Pin Interrupt Edge Select bit This bit selects the edge upon which the interrupt is detected. 1 = Rising edge of RA0/INT pin generates interrupt 0 = Falling edge of RA0/INT pin generates interrupt
bit 6:	TOSE: Timer0 Clock Input Edge Select bitThis bit selects the edge upon which TMR0 will increment.When TOCS = 0 (External Clock)1 = Rising edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interrupt0 = Falling edge of RA1/T0CKI pin increments TMR0 and/or generates a T0CKIF interruptWhen T0CS = 1 (Internal Clock)Don't care
bit 5:	<b>T0CS</b> : Timer0 Clock Source Select bit This bit selects the clock source for Timer0. 1 = Internal instruction clock cycle (TCY) 0 = External clock input on the T0CKI pin
bit 4-1:	<b>T0PS3:T0PS0</b> : Timer0 Prescale Selection bits These bits select the prescale value for Timer0.
	T0PS3:T0PS0 Prescale Value
	0000       1:1         0001       1:2         0010       1:4         0011       1:8         0100       1:16         0101       1:32         0110       1:64         0111       1:128         1xxx       1:256
bit 0:	Unimplemented: Read as '0'

# FIGURE F-4: CPUSTA REGISTER (ADDRESS: 06h, UNBANKED)

<u> </u>	U - 0	<u>R - 1</u>	R/W - 1	<u>R - 1</u>	<u>R - 1</u>	<u>R/W - 0</u>		
bit7		STKAV	GLINTD	TO	PD	POR	BOR bit0	R = Readable bit W = Writable bit U = Unimplemented bit, Read as '0'
								- n = Value at POR reset
bit 7-6:	Unimpler	nented: F	Read as '0'					
bit 5:	1 = Stack 0 = Stack	dicates th is availab is full, or	at the 4-bit	rflow may	have occu	urred (Once		er from Fh $\rightarrow$ 0h (stack overflow). As been cleared by a
bit 4:	This bit di cause an 1 = Disab	isables all interrupt. le all inter	-	When en	abling inte	rrupts, only	/ the source	es with their enable bits set can
bit 3:	1 = After p	power-up	Status bit or by a CLR ner time-ou					
bit 2:		power-up	tatus bit or by the CI the SLEEP					
bit 1:	1 = No Po	wer-on R	set Status b eset occurre set occurre	ed	e set by sc	ftware afte	er a Power-o	on Reset occurs)
bit 0:	1 = No Br	own-out F	eset Status Reset occur eset occurre	red	be set by s	oftware afte	er a Brown	-out Reset occurs)

R - 0	R/W - 0	
PEIF		adable bit ritable bit
oit7		alue at POR reset
bit 7:	<b>PEIF</b> : Peripheral Interrupt Flag bit This bit is the OR of all peripheral interrupt flag bits AND'ed with their corresp 1 = A peripheral interrupt is pending 0 = No peripheral interrupt is pending	
bit 6:	<b>TOCKIF</b> : External Interrupt on TOCKI Pin Flag bit This bit is cleared by hardware, when the interrupt logic forces program exec 1 = The software specified edge occurred on the RA1/T0CKI pin 0 = The software specified edge did not occur on the RA1/T0CKI pin	ution to vector (18h).
bit 5:	<b>T0IF</b> : TMR0 Overflow Interrupt Flag bit This bit is cleared by hardware, when the interrupt logic forces program exec 1 = TMR0 overflowed 0 = TMR0 did not overflow	ution to vector (10h).
bit 4:	<ul> <li>INTF: External Interrupt on INT Pin Flag bit</li> <li>This bit is cleared by hardware, when the interrupt logic forces program exec</li> <li>1 = The software specified edge occurred on the RA0/INT pin</li> <li>0 = The software specified edge did not occur on the RA0/INT pin</li> </ul>	ution to vector (08h).
bit 3:	<b>PEIE</b> : Peripheral Interrupt Enable bit This bit enables all peripheral interrupts that have their corresponding enable 1 = Enable peripheral interrupts 0 = Disable peripheral interrupts	e bits set.
bit 2:	<b>TOCKIE</b> : External Interrupt on T0CKI Pin Enable bit 1 = Enable software specified edge interrupt on the RA1/T0CKI pin 0 = Disable interrupt on the RA1/T0CKI pin	
bit 1:	<b>T0IE</b> : TMR0 Overflow Interrupt Enable bit 1 = Enable TMR0 overflow interrupt 0 = Disable TMR0 overflow interrupt	
bit 0:	INTE: External Interrupt on RA0/INT Pin Enable bit 1 = Enable software specified edge interrupt on the RA0/INT pin 0 = Disable software specified edge interrupt on the RA0/INT pin	

FIGURE F-5: INTSTA REGISTER (ADDRESS: 07h, UNBANKED)

# FIGURE F-6: PIE1 REGISTER (ADDRESS: 17h, BANK 1)

RBIE bit7	) R/W - 0 R/W - 0  TMR3IE TMR2IE TMR1IE  CA2IE   CA1IE   TX1IE	RC1IE bit0	R = Readable bit W = Writable bit -n = Value at POR reset
bit 7:	<b>RBIE</b> : PORTB Interrupt on Change Enable bit 1 = Enable PORTB interrupt on change 0 = Disable PORTB interrupt on change		
bit 6:	<b>TMR3IE</b> : TMR3 Interrupt Enable bit 1 = Enable TMR3 interrupt 0 = Disable TMR3 interrupt		
bit 5:	<b>TMR2IE</b> : TMR2 Interrupt Enable bit 1 = Enable TMR2 interrupt 0 = Disable TMR2 interrupt		
bit 4:	<b>TMR1IE</b> : TMR1 Interrupt Enable bit 1 = Enable TMR1 interrupt 0 = Disable TMR1 interrupt		
bit 3:	<b>CA2IE</b> : Capture2 Interrupt Enable bit 1 = Enable Capture2 interrupt 0 = Disable Capture2 interrupt		
bit 2:	<b>CA1IE</b> : Capture1 Interrupt Enable bit 1 = Enable Capture1 interrupt 0 = Disable Capture1 interrupt		
bit 1:	<b>TX1IE</b> : USART1 Transmit Interrupt Enable bit 1 = Enable USART1 Transmit buffer empty interrupt 0 = Disable USART1 Transmit buffer empty interrupt		
bit 0:	<b>RC1IE</b> : USART1 Receive Interrupt Enable bit 1 = Enable USART1 Receive buffer full interrupt 0 = Disable USART1 Receive buffer full interrupt		

R/W - 0 SSPIE	R/W - 0 BCLIE	R/W - 0 ADIE	U - 0	R/W - 0 CA4IE	R/W - 0 CA3IE	R/W - 0 TX2IE	R/W - 0 RC2IE	R = Readable bit
bit7	DOLIE	ADIE		UA4IE	CASIE	IAZIE	bit0	W = Writable bit -n = Value at POR reset
bit 7:	1 = Enable	nchronous SSP Inter SSP Inter	rupt	t Interrupt	Enable			
bit 6:	1 = Enable	us Collision e Bus Collis e Bus Collis	ion Interru	pt				
bit 5:	1 = Enable	) Module Int e A/D Modu e A/D Modu	le Interrup	t				
bit 4:	Unimplen	nented: Re	ad as '0'					
bit 3:	1 = Enable	apture4 Inte e Capture4 e Capture4	Interrupt	ble				
bit 2:	1 = Enable	apture3 Inte e Capture3 e Capture3	Interrupt	ble				
bit 1:	1 = Enable	SART2 Tran e USART2 <sup>-</sup> e USART2	Transmit In	terrupt				
bit 0:	1 = Enable	SART2 Rec 9 USART2   9 USART2	Receive Int	terrupt				

# FIGURE F-8: PIR1 REGISTER (ADDRESS: 16h, BANK 1)

544	
R/W-0	D         R/W - 0         R/W - 0         R/W - 0         R - 1         R - 0           TMR3IF         TMR2IF         TMR1IF         CA2IF         CA1IF         TX1IF         RC1IF         R = Readable bit
bit7	bit0 W = Writable bit
	-n = Value at POR reset
bit 7:	<b>RBIF</b> : PORTB Interrupt on Change Flag bit 1 = One of the PORTB inputs changed (software must end the mismatch condition)
	0 = None of the PORTB inputs have changed
bit 6:	TMR3IF: TMR3 Interrupt Flag bit
	If Capture1 is enabled $(CA1/\overline{PR3} = 1)$
	1 = TMR3 overflowed
	0 = TMR3 did not overflow
	If Capture1 is disabled (CA1/PR3 = 0)
	1 = TMR3 value has rolled over to 0000h from equalling the period register (PR3H:PR3L) value 0 = TMR3 value has not rolled over to 0000h from equalling the period register (PR3H:PR3L) value
bit 5:	TMR2IF: TMR2 Interrupt Flag bit
	1 = TMR2 value has rolled over to 0000h from equalling the period register (PR2) value 0 = TMR2 value has not rolled over to 0000h from equalling the period register (PR2) value
bit 4:	
DIL 4.	TMR1IF: TMR1 Interrupt Flag bit If TMR1 is in 8-bit mode (T16 = 0)
	1 = TMR1 value has rolled over to 0000h from equalling the period register (PR1) value
	0 = TMR1 value has not rolled over to 0000h from equalling the period register (PR1) value
	If Timer1 is in 16-bit mode (T16 = 1)
	1 = TMR2:TMR1 value has rolled over to 0000h from equalling the period register (PR2:PR1) value 0 = TMR2:TMR1 value has not rolled over to 0000h from equalling the period register (PR2:PR1) value
bit 3:	CA2IF: Capture2 Interrupt Flag bit
	1 = Capture event occurred on RB1/CAP2 pin 0 = Capture event did not occur on RB1/CAP2 pin
h:+ 0.	
bit 2:	CA1IF: Capture1 Interrupt Flag bit 1 = Capture event occurred on RB0/CAP1 pin
	0 = Capture event did not occur on RB0/CAP1 pin
bit 1:	TX1IF: USART1 Transmit Interrupt Flag bit (State controlled by hardware)
	1 = USART1 Transmit buffer is empty
	0 = USART1 Transmit buffer is full
bit 0:	RC1IF: USART1 Receive Interrupt Flag bit (State controlled by hardware)
	1 = USART1 Receive buffer is full 0 = USART1 Receive buffer is empty

FIGURE F-9: PIR2 REGISTER (ADDRESS: 10h, BANK 4)

R/W - 0	R/W - 0	R/W - 0	U - 0	R/W - 0	R/W - 0	R/W - 1	R/W - 0	
SSPIF	BCLIF	ADIF	_	CA4IF	CA3IF	TX2IF	RC2IF	R = Readable bit
bit7		1					bit0	W = Writable bit
L:4 7.			Carial Dar					-n = Value at POR reset
bit 7:		nchronous				st ha claar	ad in softw	are before returning from the
		upt service r						are before returning norm the
	<u>SPI</u>				• • • • • • •			
		transmissio		on has take	n place.			
		ave / Maste						
	A I <sup>2</sup> C M	transmissio	on/reception	on has take	n place.			
		he initiated	start cond	ition was o	omplated b	v the SSP	module	
		he initiated						
		he initiated						
		he initiated						
								aster system).
						dule was ic	lle (Multima	aster system).
		P interrupt			eu.			
bit 6:	BCLIF: Bu	us Collision collision has	Interrupt F	lag	) when eer	figured for	120 maata	rmada
		s collision has			, when cor	iligurea ior	T C maste	imode
bit 5:		Module Int						
Dit 5.		Conversion						
		Conversion						
bit 4:		nented: Rea		•				
bit 3:	CA4IF: Ca	apture4 Inte	rrupt Flag					
		re event occ		RE3/CAP4	pin			
	0 = Captur	re event did	not occur	on RE3/CA	AP4 pin			
bit 2:	CA3IF: Ca	apture3 Inte	rrupt Flag					
		re event occ						
	0 = Captu	re event did	not occur	on RG4/C	AP3 pin			
bit 1:		ART2 Trans						
		T2 Transmit						
	0 = USAR	T2 Transmit	t buffer is f	ull				
bit 0:		SART2 Rec						
		T2 Receive						
	U = USAR	T2 Receive	buffer is e	mpty				

# FIGURE F-10: TXSTA1 REGISTER (ADDRESS: 15h, BANK 0) TXSTA2 REGISTER (ADDRESS: 15h, BANK 4)

CSRC bit7	TX9     TXEN     SYNC     —     TRMT     TX9D       bit0         R = Readable bit       W = Writable bit
bit 7:	CSRC: Clock Source Select bit         Synchronous mode:         1 = Master Mode (Clock generated internally from BRG)         0 = Slave mode (Clock from external source)         Asynchronous mode:         Don't care
bit 6:	<b>TX9</b> : 9-bit Transmit Select bit 1 = Selects 9-bit transmission 0 = Selects 8-bit transmission
bit 5:	<b>TXEN</b> : Transmit Enable bit 1 = Transmit enabled 0 = Transmit disabled SREN/CREN overrides TXEN in SYNC mode
bit 4:	SYNC: USART Mode Select bit (Synchronous/Asynchronous) 1 = Synchronous mode 0 = Asynchronous mode
bit 3-2:	Unimplemented: Read as '0'
bit 1:	<b>TRMT</b> : Transmit Shift Register (TSR) Empty bit 1 = TSR empty 0 = TSR full
bit 0:	<b>TX9D</b> : 9th bit of transmit data (can be used to calculated the parity in software)

# FIGURE F-11: RCSTA1 REGISTER (ADDRESS: 13h, BANK 0) RCSTA2 REGISTER (ADDRESS: 13h, BANK 4)

<u>R/W - 0</u>				U - 0	<u>R - 0</u>	R - 0	R - x	R = Readable bit
SPEN bit7	RX9	SREN	CREN		FERR	OERR	RX9D bit 0	W = Writable bit -n = Value at POR reset (x = unknown)
bit 7:	<b>SPEN</b> : Set 1 = Config 0 = Serial	gures TX/C	K and RX	DT pins	as serial po	ort pins		(x = undern)
bit 6:	<b>RX9</b> : 9-bit 1 = Select 0 = Select	ts 9-bit rec	eption					
bit 5:	This bit er Synchron 1 = Enable 0 = Disabl	nables the ous mode e reception le reception s bit is igno nous mod	<u>:</u> n on ored in syn	of a singl	e byte. Afte slave rece	-	the byte, t	his bit is automatically cleared.
bit 4:	This bit er <u>Asynchron</u> 1 = Enable 0 = Disable <u>Synchron</u> 1 = Enable	nables the nous mod e continuc les continu ous mode es continu	<u>e:</u> ous receptio Jous recep <u>:</u>	s reception on tion	on of serial CREN is cle		EN override	es SREN)
bit 3:	Unimpler	nented: R	ead as '0'					
bit 2:	FERR: Fra 1 = Framin 0 = No fra	ng error (L	Jpdated by	reading	RCREG)			
bit 1:	<b>OERR</b> : Or 1 = Overru 0 = No over	un (Cleare	d by cleari	ng CREN	I)			
bit 0:	<b>RX9D</b> : 9th							

# FIGURE F-12: TCON1 REGISTER (ADDRESS: 16h, BANK 3)

R/W - 0         CA2ED1       CA2ED0       CA1ED1       CA1ED0       T16       TMR3CS       TMR2CS       TMR1CS         bit7       bit0       bit0       bit0       R = Readable bit       W = Writable bit       -n = Value at POR reset         bit 7-6:       CA2ED1:CA2ED0: Capture2 Mode Select bits       00 = Capture on every falling edge       01 = Capture on every falling edge       -n = Value at POR reset         01 = Capture on every falling edge       10 = Capture on every falling edge       11 = Capture on every falling edge       01 = Capture on every falling edge         01 = Capture on every falling edge       01 = Capture on every falling edge       01 = Capture on every falling edge         01 = Capture on every falling edge       01 = Capture on every falling edge       01 = Capture on every falling edge         01 = Capture on every falling edge       11 = Capture on every falling edge       11 = Capture on every falling edge         11 = Capture on every 16th rising edge       11 = Capture on every 16th rising edge       11 = Timer2:Timer1 Mode Select bit         1 = Timer2 and Timer1 form a 16-bit timer       0 = Timer2 and Timer1 are two 8-bit timers       0 = Timer2 and Timer1 are two 8-bit timers         bit 2:       TMR3CS: Timer3 Clock Source Select bit       1       1 <t< th=""></t<>
bit7       bit0         W = Writable bit -n = Value at POR reset         bit 7-6:       CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge 01 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge 11 = Capture on every 16th rising edge         bit 3:       T16: Timer2:Timer1 Mode Select bit 1 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers
bit 7-6: CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 10 = Capture on every rising edge 11 = Capture on every 16th rising edge bit 5-4: CA1ED1:CA1ED0: Capture1 Mode Select bits 00 = Capture on every falling edge 10 = Capture on every rising edge 10 = Capture on every thrising edge 11 = Capture on every 16th rising edge bit 3: T16: Timer2:Timer1 Mode Select bit 1 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers
<ul> <li>bit 7-6: CA2ED1:CA2ED0: Capture2 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge</li> <li>bit 5-4: CA1ED1:CA1ED0: Capture1 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge</li> <li>bit 3: T16: Timer2:Timer1 Mode Select bit 1 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers</li> </ul>
00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge bit 3: <b>T16</b> : Timer2:Timer1 Mode Select bit 1 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers
1 = Timer2 and Timer1 form a 16-bit timer 0 = Timer2 and Timer1 are two 8-bit timers
bit 2: TMR3CS: Timer3 Clock Source Select bit
<ul> <li>1 = TMR3 increments off the falling edge of the RB5/TCLK3 pin</li> <li>0 = TMR3 increments off the internal clock</li> </ul>
bit 1: <b>TMR2CS</b> : Timer2 Clock Source Select bit 1 = TMR2 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR2 increments off the internal clock
bit 0: <b>TMR1CS</b> : Timer1 Clock Source Select bit 1 = TMR1 increments off the falling edge of the RB4/TCLK12 pin 0 = TMR1 increments off the internal clock

# FIGURE F-13: TCON2 REGISTER (ADDRESS: 17h, BANK 3)

P 0	
<u>R - 0</u> CA2OV	<u>R - 0 R/W - 0</u> F CA10VF PWM20N PWM10N CA1/PR3 TMR30N TMR20N TMR10N R = Readable bit
bit7	bit0 W = Writable bit
	-n = Value at POR reset
bit 7:	<b>CA20VF</b> : Capture2 Overflow Status bit
	This bit indicates that the capture value had not been read from the capture register pair (CA2H:CA2L) before the next capture event occurred. The capture register retains the oldest unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture2 register 0 = No overflow occurred on Capture2 register
bit 6:	<b>CA10VF</b> : Capture1 Overflow Status bit This bit indicates that the capture value had not been read from the capture register pair (PR3H/CA1H:PR3L/CA1L) before the next capture event occurred. The capture register retains the old- est unread capture value (last capture before overflow). Subsequent capture events will not update the capture register with the TMR3 value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture1 register 0 = No overflow occurred on Capture1 register
bit 5:	<b>PWM2ON</b> : PWM2 On bit 1 = PWM2 is enabled (The RB3/PWM2 pin ignores the state of the DDRB<3> bit) 0 = PWM2 is disabled (The RB3/PWM2 pin uses the state of the DDRB<3> bit for data direction)
bit 4:	<b>PWM1ON</b> : PWM1 On bit 1 = PWM1 is enabled (The RB2/PWM1 pin ignores the state of the DDRB<2> bit) 0 = PWM1 is disabled (The RB2/PWM1 pin uses the state of the DDRB<2> bit for data direction)
bit 3:	<b>CA1/PR3</b> : CA1/PR3 Register Mode Select bit 1 = Enables Capture1 (PR3H/CA1H:PR3L/CA1L is the Capture1 register. Timer3 runs without a period register) 0 = Enables the Period register (PR3H/CA1H:PR3L/CA1L is the Period register for Timer3)
bit 2:	TMR3ON: Timer3 On bit 1 = Starts Timer3 0 = Stops Timer3
bit 1:	<b>TMR2ON</b> : Timer2 On bit This bit controls the incrementing of the TMR2 register. When TMR2:TMR1 form the 16-bit timer (T16 is set), TMR2ON must be set. This allows the MSB of the timer to increment. 1 = Starts Timer2 (Must be enabled if the T16 bit (TCON1<3>) is set) 0 = Stops Timer2
bit 0:	TMR1ON: Timer1 On bit <u>When T16 is set (in 16-bit Timer Mode)</u> 1 = Starts 16-bit TMR2:TMR1 0 = Stops 16-bit TMR2:TMR1
	<u>When T16 is clear (in 8-bit Timer Mode)</u> 1 = Starts 8-bit Timer1 0 = Stops 8-bit Timer1

# FIGURE F-14: TCON3 REGISTER (ADDRESS: 16h, BANK 7)

U-0 - bit7	bitO	R = Readable bit W = Writable bit U = Unimplemented bit, Reads as '0'
		-n = Value at POR reset
bit 7:	Unimplemented: Read as '0'	
bit 6:	<b>CA4OVF</b> : Capture4 Overflow Status bit This bit indicates that the capture value had not been read from the capture before the next capture event occurred. The capture register retains the oldest capture before overflow). Subsequent capture events will not update the capture value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture4 registers 0 = No overflow occurred on Capture4 registers	unread capture value (last
bit 5:	<b>CA3OVF</b> : Capture3 Overflow Status bit This bit indicates that the capture value had not been read from the capture before the next capture event occurred. The capture register retains the oldest capture before overflow). Subsequent capture events will not update the capture value until the capture register has been read (both bytes). 1 = Overflow occurred on Capture3 registers 0 = No overflow occurred on Capture3 registers	unread capture value (last
bit 4-3:	<b>CA4ED1:CA4ED0</b> : Capture4 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 2-1:	<b>CA3ED1:CA3ED0</b> : Capture3 Mode Select bits 00 = Capture on every falling edge 01 = Capture on every rising edge 10 = Capture on every 4th rising edge 11 = Capture on every 16th rising edge	
bit 0:	<b>PWM3ON</b> : PWM3 On bit 1 = PWM3 is enabled (The RG5/PWM3 pin ignores the state of the DDRG<5> 0 = PWM3 is disabled (The RG5/PWM3 pin uses the state of the DDRG<5> bit	

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	
CHS3	CHS2	CHS1	CHS0	_	GO/DONE		ADON	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-4:	CHS2:CH	<b>1S0</b> : Analo	og Channe	l Select b	oits			
		hannel 0,	· /					
		hannel 1, hannel 2,						
		hannel 3,	• •					
		hannel 4,						
		hannel 5,	• •					
		hannel 6,						
		hannel 7, hannel 8,						
		hannel 9,						
		hannel 10						
		hannel 11		alaat				
1.11.0			D, do not s					
bit 3:		_	Read as '0					
bit 2:	GO/DON	E: A/D Co	onversion S	Status bit				
	by ha	conversion ardware wl	hen the A/	D convers	g this bit starts sion is complet		conversion w	nich is automatically cleared
<b>b</b> 16 <b>d</b> .			not in pro	gress				
bit 1:	-		Read as '0					
bit 0:	<b>ADON</b> : A		nodule is o	porating				
	I = A(I)		nouule IS (	Delauna				

# FIGURE F-15: ADCON0 REGISTER (ADDRESS: 14h, BANK 5)

# FIGURE F-16: ADCON1 REGISTER (ADDRESS 15h, BANK 5)

R/W-0		/W-0	U-0	R/V	-	R/W-0		R/W-0	R/V	-			
DCS1	ADCS0 A	DFM		PCF	G3	PCFG	2   P	CFG1	PCF		1		ble bit
it7										bit0		Nritab	le bit lement
													id as '0
													at POF
it 7-6:	ADCS1:ADC	<b>SO</b> : A/D	Convers	ion Clo	ock Sel	ect bits							
	00 = Fosc/8												
	01 = Fosc/32	-											
	10 = Fosc/64 11 = FRC (clo		ad from	an into	rnal D(		tion)						
·. –	-					5 050112	luon)						
it 5:	ADFM: A/D F 1 = Right just				hits of		SH are	road a	s 'O'				
						TUNE	יומפ	icau a	30.				
						ADRES	L are r	ead as	'0'.				
nit 4·	0 = Left justif	ed. 6 Le	ast Signi			ADRES	L are r	ead as	'0'.				
	0 = Left justif Unimplemen	ed. 6 Lea <b>ted:</b> Rea	ast Signi ad as '0'	ficant l	bits of A			ead as	'0'.				
	0 = Left justif	ed. 6 Lea <b>ted:</b> Rea	ast Signi ad as '0'	ficant l	bits of A			ead as	'0'.				
oit 3-0:	0 = Left justif Unimplemer PCFG3:PCF	ed. 6 Lea <b>ted:</b> Rea <b>G1</b> : A/D I	ast Signi ad as '0' Port Cor	ficant l	bits of A	ntrol bit	S			A.1/2	4110		
oit 3-0:	0 = Left justif Unimplemer PCFG3:PCF	ed. 6 Lea ted: Rea G1: A/D AN11	ast Signi ad as '0' Port Cor <b>AN10</b>	ficant l ifigurat <b>AN9</b>	bits of A ion Col AN8	ntrol bit	s AN6	AN5	AN4	AN3	AN2	AN1	ANO
bit 3-0:	0 = Left justif Unimplemer PCFG3:PCF CFG3:PCFG	ed. 6 Lea ted: Rea G1: A/D AN11 A	ast Signi ad as '0' Port Cor <b>AN10</b> A	ficant l ifigurat <b>AN9</b> A	bits of A ion Cor AN8 A	ntrol bit AN7	s AN6 A	<b>AN5</b>	<b>AN4</b>	A	Α	A	Α
oit 3-0:	0 = Left justif Unimplemen PCFG3:PCF6 CFG3:PCF61 000 001	ed. 6 Lea ted: Rea G1: A/D AN11 A A	ast Signi ad as '0' Port Cor <b>AN10</b> A A	ficant l figurat AN9 A A	ion Cor AN8 A A	ntrol bit AN7 A D	s AN6 A A	AN5 A A	AN4 A A	A A	A A	A	A A
oit 3-0:	0 = Left justif Unimplemen PCFG3:PCFG1 000 001 010	ed. 6 Lea ted: Rea G1: A/D AN11 A A A A	ast Signi ad as '0' Port Cor AN10 A A A A	ficant l figurat AN9 A A A	bits of A ion Col AN8 A A A A	AN7 A D D	s AN6 A A D	<b>AN5</b> A A A	<b>AN4</b> A A A	A A A	A A A	A A A	A A A
bit 3-0:	0 = Left justif Unimplemen PCFG3:PCFG 000 001 010 011	ed. 6 Lea ted: Rea G1: A/D AN11 A A A A A A	ast Signi ad as '0' Port Cor AN10 A A A A A	ficant l figurat AN9 A A A A A	ion Col AN8 A A A A A	AN7 A D D D	s AN6 A A D D	<b>AN5</b> A A A D	<b>AN4</b> A A A A	A A A A	A A A A	A A A A	A A A A
bit 3-0:	0 = Left justif Unimplemer PCFG3:PCFG CFG3:PCFG1 000 001 010 011 100	ed. 6 Lea ted: Rea G1: A/D A A A A A A A A A	ast Signi ad as '0' Port Cor AN10 A A A A A A	ficant l figurat AN9 A A A A A A	ion Col AN8 A A A A A A A A	AN7 A D D D D D	s AN6 A A D D D D	<b>AN5</b> A A A D D	AN4 A A A A D	A A A A A	A A A A A	A A A A A	A A A A A
bit 3-0:	0 = Left justif Unimplemen PCFG3:PCFG 000 001 010 011 100 101	ed. 6 Lea ted: Rea G1: A/D AN11 A A A A A A A A D	ast Signi ad as '0' Port Cor AN10 A A A A A A A A	ficant l figurat AN9 A A A A A A A	ion Col AN8 A A A A A A A A A	AN7 A D D D D D D D D	AN6 A A D D D D D D	<b>AN5</b> A A D D D D	<b>AN4</b> A A A A D D D	A A A A A D	A A A A A A	A A A A A A	A A A A A A
	0 = Left justif Unimplemer PCFG3:PCFG CFG3:PCFG1 000 001 010 011 100	ed. 6 Lea ted: Rea G1: A/D A A A A A A A A A	ast Signi ad as '0' Port Cor AN10 A A A A A A	ficant l figurat AN9 A A A A A A	ion Col AN8 A A A A A A A A	AN7 A D D D D D	s AN6 A A D D D D	<b>AN5</b> A A A D D	AN4 A A A A D	A A A A A	A A A A A	A A A A A	A A A A A

## FIGURE F-17: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS: 13h, BANK 6)

-	-										
R/W-0	R/W-0	R-0	R-0	R-0	R-0	R-0	R-0	D. Desideble bit			
SMP bit7	CKE	D/Ā	Р	S	R/W	UA	BF bit0	R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset			
bit 7:	$\frac{\text{SPI Ma}}{1 = \text{Inp}}$ $0 = \text{Inp}$ $\frac{\text{SPI Sla}}{\text{SMP m}}$ $\frac{\text{In } l^2 \text{C r}}{1 = \text{Slew}}$	<u>ister Mode</u> ut data sa ut data sa ave Mode nust be cle naster or w rate cor	ampled at o ampled at o eared whe <u>slave mod</u> atrol disabl	end of data middle of d n SPI is us l <u>e:</u> ed for stan		node node (100 ł	KHz and 1 M	1Hz)			
bit 6:	<u>CKP =</u> 1 = Dat 0 = Dat <u>CKP =</u> 1 = Dat	<ul> <li>1= Slew rate control disabled for standard speed mode (100 kHz and 1 MHz)</li> <li>0= Slew rate control enabled for high speed mode (400 kHz)</li> <li>CKE: SPI Clock Edge Select (Figure 15-8, Figure 15-11, and Figure 15-12)</li> <li><u>CKP = 0</u></li> <li>1 = Data transmitted on rising edge of SCK</li> <li>0 = Data transmitted on falling edge of SCK</li> <li><u>CKP = 1</u></li> <li>1 = Data transmitted on falling edge of SCK</li> <li>0 = Data transmitted on falling edge of SCK</li> <li>0 = Data transmitted on falling edge of SCK</li> </ul>									
bit 5:	1 = Ind	icates tha	t the last b		e only) ed or transmi ed or transmi						
bit 4:	1 = Ind	icates tha		t has been	cleared wher detected las			sabled, SSPEN is cleared) ET)			
bit 3:	1 = Ind	icates tha		t has been	cleared when detected las			sabled, SSPEN is cleared) ET)			
bit 2:	This bir address $ln l^2 C s$ 1 = Rea $0 = Wriln l^2 C r1 = Tran$	t holds th s match to slave mod ad te <u>master mo</u> nsmit is in nsmit is n	e R/W bit o the next e: ode: ode:	informatio start bit, sto	op bit, or AC	K bit.		h. This bit is only valid from the AKE will indicate if the SSP is in			
bit 1:	1 = Ind	icates tha	t the user	it I <sup>2</sup> C mode needs to u I to be upda	pdate the ad	dress in the	e SSPADD r	egister			
bit 0:	<u>Receive</u> 1 = Rec 0 = Rec	ceive com ceive not	<u>d I<sup>2</sup>C mod</u> plete, SSI complete,	<u>es)</u> PBUF is ful SSPBUF is							
	1 = Dat		it in progre		ot include A include AC						

## FIGURE F-18: SSPCON1: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 11h, BANK 6)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	R = Readable bit
bit7							bit0	W = Writable bit
								U = Unimplemented bit,
								read as '0' - n =Value at POR reset
bit 7:	wcol·w	rite Collisio	n Detect	hit				
on 7.	Master Mc		In Delect	bit				
			PBUF reg	ister was a	attempted	while the I	<sup>2</sup> C conditio	ns were not valid for a
		ission to b	e started					
	0 = No col							
	Slave Mod		lister is w	ritten while	a it is still tr	ansmitting	the previo	us word
		be cleared				anonnang		
	0 = No col							
bit 6:	SSPOV: R	eceive Ove	erflow Ind	icator bit				
	In SPI mo	de						
			eived wh	ile the SSI	PBUF regi	ster is still	holding the	previous data. In case of ove
								mode. The user must read th
								master mode the overflow bit
	0 = No over		in new rec	eption (ar	iu transmis	ssion) is in	mated by w	riting to the SSPBUF register.
	$\frac{\ln l^2 C \mod 1}{100000000000000000000000000000000000$							
			d while th	ne SSPBL	IF register	is still hol	ding the pr	evious byte. SSPOV is a "dor
	-				-		are in eithe	-
	0 = No ove	erflow						
bit 5:	SSPEN: S	ynchronou	s Serial F	ort Enable	e bit			
	In SPI mo	de						
	1 = Enable	es serial po	ort and co	nfigures S	CK, SDO,	and SDI a	s serial por	t pins
	0 = Disabl	es serial po	ort and co	nfigures th	nese pins a	as I/O port	pins	
	In I <sup>2</sup> C mod							
								ial port pins
		es serial po		U	•	•	•	
				habled, the	ese pins m	ust be pro	perly config	gured as input or output.
bit 4:		k Polarity S	Select bit					
	ln SPI model 1 - Idlo st	<u>de</u> ate for cloc	k ic o biał					
		ate for cloc						
	In I <sup>2</sup> C slav							
	SCK relea							
	1 = Enable		ماممار منسم	tab) (Llaad			n time a)	
	0 = Holds In I <sup>2</sup> C mas	clock low (	CIOCK STR	tch) (Usec	to ensure	data setu	p time)	
		this mode						
bit 3-0:	SSPM3:S	SPM0: Syn	chronous	Serial Po	rt Mode Se	elect bits		
		PI master n						
		PI master n						
		PI master n						
		PI master n PI slave mo				ontrol enal	bled	
								an be used as I/O pin
	$0110 = I^2($	C slave mo	de, 7-bit a	address				•
	$0111 = I^{2}$		do 10 hit					
		C master r			/ (4 * (SSF	PADD+1))		

## FIGURE F-19: SSPCON2: SYNC SERIAL PORT CONTROL REGISTER2 (ADDRESS 12h, BANK 6)

R/W-0	R-0	) R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
GCEN	ACKS	TAT ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	R = Readable bit
bit7							bit0	W = Writable bit U = Unimplemented bit, Read as '0' - n =Value at POR reset
bit 7:	1 = Ena	General Call ble interrupt v neral call addr	vhen a gen	eral call a			the SSP	SR.
bit 6:	In mast 1 = Ack	AT: Acknowle er transmit mo nowledge was nowledge was	ode: s not receiv	ed from sl		node only	)	
bit 5:	In mast Value th 1 = Not	: Acknowledg er receive mo hat will be tran Acknowledge nowledge	de: Ismitted wh				wledge se	equence at the end of a receive.
bit 4:	In mast 1 = Init cle	I: Acknowledg er receive mo iate Acknowle ared by hardw nowledge sec	de: dge seque /are.					nit AKD data bit. Automatically
	Note:	If the I <sup>2</sup> C mod may not be w						(no spooling), and the SSPBUF
bit 3:	1 = Ena	Receive enab bles Receive æive idle			mode only	<i>'</i> ).		
	Note:	If the I <sup>2</sup> C more may not be w						(no spooling), and the SSPBUF
bit 2:	SCK re 1 = Initi	top Condition lease control ate Stop cond o condition idl	ition on SD			• ·	cleared l	by hardware.
	Note:	If the I <sup>2</sup> C mod may not be w						(no spooling), and the SSPBUF
bit 1:	1 = Initi	Restart Condit ate Restart co start condition	ndition on S					ed by hardware.
	Note:	If the I <sup>2</sup> C more may not be w						(no spooling), and the SSPBUF
bit 0:	1 = Initi 0 = Sta	art Condition ate Start conc rt condition idl	lition on SD e.	A and SC	L pins. Au	tomatically		
	Note:	If the I <sup>2</sup> C more may not be w						(no spooling), and the SSPBUF

NOTES:

## APPENDIX G: PIC16/17 MICROCONTROLLERS

## G.1 PIC12CXXX Family of Devices

	PIC12C508	PIC12C509	PIC12C671	PIC12C672
ock Maximum Frequency of Operation (MHz)	4	4	4	4
EPROM Program Memory	512 x 12	1024 x 12	1024 x 14	2048 x 14
Data Memory (bytes)	25	41	128	128
Timer Module(s)	TMR0	TMR0	TMR0	TMR0
A/D Converter (8-bit) Channels	—	—	4	4
Wake-up from SLEEP on pin change	Yes	Yes	Yes	Yes
I/O Pins	5	5	5	5
Input Pins	1	1	1	1
atures Internal Pull-ups	Yes	Yes	Yes	Yes
Voltage Range (Volts)	2.5-5.5	2.5-5.5	2.5-5.5	2.5-5.5
In-Circuit Serial Programming	Yes	Yes	Yes	Yes
Number of Instructions	33	33	35	35
Packages	8-pin DIP, SOIC	8-pin DIP, SOIC	8-pin DIP, SOIC	8-pin DIP, SOIC

All PIC12C5XX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC12C5XX devices use serial programming with data pin GP1 and clock pin GP0.

## G.2 PIC14C000 Family of Devices

		PIC14C000
Clock	Maximum Frequency of Operation (MHz)	20
	EPROM Program Memory (x14 words)	4К
Memory	Data Memory (bytes)	192
	Timer Module(s)	TMR0 ADTMR
Peripherals	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	I <sup>2</sup> C with SMBus Support
	Slope A/D Converter Channels	8 External; 6 Internal
	Interrupt Sources	11
	I/O Pins	22
	Voltage Range (Volts)	2.7-6.0
Features	In-Circuit Serial Programming	Yes
	Additional On-chip Features	Internal 4MHz Oscillator, Bandgap Reference, Temperature Sensor, Calibration Factors, Low Voltage Detector, SLEEP, HIBERNATE, Comparators with Programmable References (2)
	Packages	28-pin DIP (.300 mil), SOIC, SSOP

## G.3 PIC16C15X Family of Devices

		PIC16C154	PIC16CR154	PIC16C156	PIC16CR156	PIC16C158	PIC16CR158
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x12 words)	512		1K		2К	
Memory	ROM Program Memory (x12 words)	—	512	—	1K	—	2К
	RAM Data Memory (bytes)	25	25	25	25	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
	I/O Pins	12	12	12	12	12	12
	Voltage Range (Volts)	3.0-5.5	2.5-5.5	3.0-5.5	2.5-5.5	3.0-5.5	2.5-5.5
Features	Number of Instructions	33	33	33	33	33	33
	Packages	18-pin DIP, SOIC; 20-pin SSOP					

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

## G.4 PIC16C5X Family of Devices

		PIC16C52	PIC16C54	PIC16C54A	PIC16CR54A	PIC16C55	PIC16C56
Clock	Maximum Frequency of Operation (MHz)	4	20	20	20	20	20
	EPROM Program Memory (x12 words)	384	512	512	—	512	1K
Memory	ROM Program Memory (x12 words)	-	-	—	512	_	_
	RAM Data Memory (bytes)	25	25	25	25	24	25
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
	I/O Pins	12	12	12	12	20	12
	Voltage Range (Volts)	2.5-6.25	2.5-6.25	2.0-6.25	2.0-6.25	2.5-6.25	2.5-6.25
Features	Number of Instructions	33	33	33	33	33	33
	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC, SSOP	18-pin DIP, SOIC; 20-pin SSOP

		PIC16C57	PIC16CR57B	PIC16C58A	PIC16CR58A
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
	EPROM Program Memory (x12 words)	2К		2K	
Memory	ROM Program Memory (x12 words)		2K		2K
	RAM Data Memory (bytes)	72	72	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	I/O Pins	20	20	12	12
	Voltage Range (Volts)	2.5-6.25	2.5-6.25	2.0-6.25	2.5-6.25
Features	Number of Instructions	33	33	33	33
	Packages	28-pin DIP, SOIC, SSOP	28-pin DIP, SOIC, SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer (except PIC16C52), selectable code protect and high I/O current capability.

## G.5 PIC16C55X Family of Devices

		PIC16C554	PIC16C556 <sup>(1)</sup>	PIC16C558
Clock	Maximum Frequency of Operation (MHz)	20	20	20
Memory	EPROM Program Memory (x14 words)	512	1K	2K
	Data Memory (bytes)	80	80	128
	Timer Module(s)	TMR0	TMR0	TMR0
eripheral	Comparators(s)	—	—	—
	Internal Reference Voltage	—	—	—
	Interrupt Sources	3	3	3
	I/O Pins	13	13	13
eatures	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C5XX Family devices use serial programming with clock pin RB6 and data pin RB7. Note 1: Please contact your local Microchip sales office for availability of these devices.

## G.6 PIC16C62X and PIC16C64X Family of Devices

		PIC16C620	PIC16C621	PIC16C622	PIC16C642	PIC16C662
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20
Memory	EPROM Program Memory (x14 words)	512	1K	2К	4K	4K
	Data Memory (bytes)	80	80	128	176	176
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0
Peripherals	Comparators(s)	2	2	2	2	2
	Internal Reference Voltage	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	4	4	4	4	5
	I/O Pins	13	13	13	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	3.0-6.0	3.0-6.0
Feetunee	Brown-out Reset	Yes	Yes	Yes	Yes	Yes
Features	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin PDIP, SOIC, Windowed CDIP	40-pin PDIP, Windowed CDIP; 44-pin PLCC, MQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high

I/O current capability. All PIC16C62X and PIC16C64X Family devices use serial programming with clock pin RB6 and data pin RB7.

		PIC16C61	PIC16C62A	PIC16CR62	PIC16C63	PIC16CR63
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20
	EPROM Program Memory (x14 words)	1K	2К	—	4K	—
Memory	ROM Program Memory (x14 words)	-	—	2К	—	4K
	Data Memory (bytes)	36	128	128	192	192
	Timer Module(s)	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/ PWM Module(s)	—	1	1	2	2
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	_	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C USART
	Parallel Slave Port	—	—	—	<u> </u>	-
	Interrupt Sources	3	7	7	10	10
	I/O Pins	13	22	22	22	22
	Voltage Range (Volts)	3.0-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
eatures	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	—	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SO	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC	28-pin SDIP, SOIC

## G.7 PIC16C6X Family of Devices

		PIC16C64A	PIC16CR64	PIC16C65A	PIC16CR65
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
	EPROM Program Memory (x14 words)	2К	_	4K	_
Memory	ROM Program Memory (x14 words)	_	2K	—	4K
	Data Memory (bytes)	128	128	192	192
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)	1	1	2	2
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART
	Parallel Slave Port	Yes	Yes	Yes	Yes
	Interrupt Sources	8	8	11	11
	I/O Pins	33	33	33	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
eatures	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	Yes	Yes	Yes
	Packages	40-pin DIP; 44-pin PLCC, MQFP, TQFP			

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C6X Family devices use serial programming with clock pin RB6 and data pin RB7.

## G.8 PIC16C7XX Family of Devces

		PIC16C710	PIC16C71	PIC16C711	PIC16C715	PIC16C72	PIC16CR72 <sup>(1)</sup>
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	512	1K	1K	2К	2К	—
Memory	ROM Program Memory (14K words)						2К
	Data Memory (bytes)	36	36	68	128	128	128
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/ PWM Module(s)	_	—	_	_	1	1
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	—	—	—	—	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C
	Parallel Slave Port	—	_	—	—	—	—
	A/D Converter (8-bit) Channels	4	4	4	4	5	5
	Interrupt Sources	4	4	4	4	8	8
	I/O Pins	13	13	13	13	22	22
	Voltage Range (Volts)	3.0-6.0	3.0-6.0	3.0-6.0	3.0-5.5	2.5-6.0	3.0-5.5
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	_	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP

		PIC16C73A	PIC16C74A
Clock	Maximum Frequency of Operation (MHz)	20	20
Momore	EPROM Program Memory (x14 words)	4K	4K
Memory	Data Memory (bytes)	192	192
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Module(s)	2	2
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART
	Parallel Slave Port	—	Yes
	A/D Converter (8-bit) Channels	5	8
	Interrupt Sources	11	12
	I/O Pins	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0
<b>.</b> .	In-Circuit Serial Programming	Yes	Yes
Features	Brown-out Reset	Yes	Yes
	Packages	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

## G.9 PIC16C8X Family of Devices

		PIC16F83	PIC16CR83	PIC16F84	PIC16CR84
Clock	Maximum Frequency of Operation (MHz)	10	10	10	10
	Flash Program Memory	512	—	1K	—
	EEPROM Program Memory	—	—	—	—
Memory	ROM Program Memory	—	512	—	1K
	Data Memory (bytes)	36	36	68	68
	Data EEPROM (bytes)	64	64	64	64
Peripher- als	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	Interrupt Sources	4	4	4	4
	I/O Pins	13	13	13	13
Features	Voltage Range (Volts)	2.0-6.0	2.0-6.0	2.0-6.0	2.0-6.0
	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C8X Family devices use serial programming with clock pin RB6 and data pin RB7.

## G.10 PIC16C9XX Family Of Devices

		PIC16C923	PIC16C924
Clock	Maximum Frequency of Operation (MHz)	8	8
Maman	EPROM Program Memory	4K	4K
Memory	Data Memory (bytes)	176	176
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
	Capture/Compare/PWM Module(s)	1	1
Peripherals	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C
	Parallel Slave Port	—	—
	A/D Converter (8-bit) Channels	—	5
	LCD Module	4 Com, 32 Seg	4 Com, 32 Seg
	Interrupt Sources	8	9
	I/O Pins	25	25
	Input Pins	27	27
	Voltage Range (Volts)	3.0-6.0	3.0-6.0
Features	In-Circuit Serial Programming	Yes	Yes
	Brown-out Reset	_	—
	Packages	64-pin SDIP <sup>(1)</sup> , TQFP; 68-pin PLCC, Die	64-pin SDIP <sup>(1)</sup> , TQFP; 68-pin PLCC, Die

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C9XX Family devices use serial programming with clock pin RB6 and data pin RB7.

		PIC17C42A	PIC17CR42	PIC17C43	PIC17CR43	PIC17C44
Clock	Maximum Frequency of Operation (MHz)	33	33	33	33	33
	EPROM Program Memory (words)	2К	_	4K	-	8K
Memory	ROM Program Memory (words)	—	2К	_	4K	_
	RAM Data Memory (bytes)	232	232	454	454	454
Peripherals	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	2	2	2	2	2
	Serial Port(s) (USART)	Yes	Yes	Yes	Yes	Yes
	Hardware Multiply	Yes	Yes	Yes	Yes	Yes
	External Interrupts	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	11	11	11	11	11
	I/O Pins	33	33	33	33	33
Features	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	Number of Instructions	58	58	58	58	58
	Packages	40-pin DIP; 44-pin PLCC, MQFP, TQFP				

## G.11 PIC17CXX Family of Devices

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

## **PIN COMPATIBILITY**

Devices that have the same package type and VDD, Vss and MCLR pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

### TABLE G-1: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC12C508, PIC12C509, PIC12C671, PIC12C672	8-pin
PIC16C154, PIC16CR154, PIC16C156, PIC16CR156, PIC16C158, PIC16CR158, PIC16C52, PIC16C54, PIC16C54A, PIC16C54A, PIC16C56, PIC16C58A, PIC16CR58A, PIC16C61, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622 PIC16C641, PIC16C642, PIC16C661, PIC16C662 PIC16C710, PIC16C71, PIC16C711, PIC16C715 PIC16F83, PIC16CR83, PIC16F84A, PIC16CR84	18-pin, 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16CR62, PIC16C62A, PIC16C63, PIC16C72, PIC16C73A	28-pin
PIC16CR64, PIC16C64A, PIC16C65A, PIC16C74A	40-pin
PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin
PIC17C756, PIC17C752	64/68-pin

### Index

### **A** A/D

Acouroov/Error 174	
Accuracy/Error 174	•
ADCON0 Register167	2
ADCON1 Register168	;
ADIF bit	
Analog Input Model Block Diagram	
Analog input Model block blagram	
Block Diagram169	
Configuring Analog Port Pins172	
Configuring the Interrupt 169	
Configuring the Module169	)
Connection Considerations174	
Conversion Clock	
Conversions	
Converter Characteristics	
Delays	
Effects of a Reset 174	
Equations 170	
Flowchart of A/D Operation175	
GO/DONE bit	)
Internal Sampling Switch (Rss) Impedence	,
Operation During Sleep	
Sampling Requirements	
Sampling Time	
Source Impedence170	
Time Delays 170	)
Transfer Function174	,
A/D Interrupt34	
A/D Interrupt Flag bit, ADIF	
A/D Module Interrupt Enable, ADIE	
ACK	
Acknowledge Data bitr, AKD 126	
Acknowledge Pulse135	)
Acknowledge Sequence Enable bit, AKE 126	i
Acknowledge Sequence Enable bit, AKE 126	
Acknowledge Sequence Enable bit, AKE	;
Acknowledge Sequence Enable bit, AKE	;
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45	5
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADCON1       45         ADDLW       188	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188	
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188           ADDWFC         189	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188           ADDWFC         189	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188           ADDWF         189           ADIE         32           ADIF         34	
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188           ADDWF         189           ADIE         32           ADIF         34           ADRES Register         167	5 5 5 5 9 <u>2</u> 4 7
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188           ADDWF         189           ADIE         32           ADIF         34           ADRES Register         167           ADRESH         45	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188           ADDWF         189           ADIE         32           ADIF         34           ADRES Register         167           ADRESH         45	
Acknowledge Sequence Enable bit, AKE         126           Acknowledge Status bit, AKS         126           ADCON0         45           ADCON1         45           ADDLW         188           ADDWF         188           ADDWF         189           ADIE         32           ADIF         34           ADRES Register         167           ADRESH         45           ADRESL         45           ADRESL         45           ADRESL         45	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWF       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKD       126	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKE       126	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWF       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKD       126	;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;;
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKE       126         AKE       126         AKE       126	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKE       126         AKE       126         AKS       126         ALU       9         ALUSTA       44, 184	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKE       126         AKS       126         ALU       9         ALUSTA       44, 184	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKE       126         AKE       126         AKE       126         AKS       126         ALUSTA       44         ALUSTA Register       47         ANDLW       189	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKE       126         ALU       9         ALUSTA       44, 184         ALUSTA Register       47         ANDLW       189         ANDWF       190	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWF       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKS       126         ALUSTA       44         ALUSTA       44         ADLWF       189         ANDLW       126         AKS       126         AKS       126         AKS       126         ALUSTA       44         ALUSTA       49         ANDLW       189         ANDWF       190         ANDWF       190         Application Note AN552, "Implementing Wake-up	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKE       126         AKS       126         AKS       126         ANDERSL       45         ADRESL       45         ADRESL       45         ANDWF       126         AKS       126         AKS       126         ALUSTA       44         ANDWF       190         ANDWF       190         ANDWF       190         Application Note AN552,"Implementing Wake-up       68	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKE       126         AKS       126         ALUSTA       44         ALUSTA       44         ANDWF       190         ANDWF       190         Application Note AN552,"Implementing Wake-up       68         Application Note AN578, "Use of the SSP Module in	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKE       126         AKS       126         ALUSTA       44         ALUSTA       44         ANDWF       190         ANDWF       190         Application Note AN552,"Implementing Wake-up       68         Application Note AN578, "Use of the SSP Module in	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKE       126         AKE       126         AKS       45         ADRESI       45         ADRESI       45         ADRESI       45         AKD       126         AKS       126         AKS       126         AKS       126         ALUSTA       44         ALUSTA       44         ANDWF       190         ANDWF       190         Application Note AN552,"Implementing Wake-up       68         Application Note AN578, "Use of the SSP Module in         the I <sup>2</sup> C Multi-Master Environment."       123	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKS       126         AKS       126         ADRESL       45         ADRESL       45         ADRESL       45         ALU       126         AKS       126         AKS       126         AKS       126         ALUSTA       44         ALUSTA       44         ADDWF       190         Application Note AN552, "Implementing Wake-up       190         Application Note AN552, "Implementing Wake-up       68         Application Note AN578, "Use of the SSP Module in       123         Assembler       220	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKE       126         AKE       126         ANDRESL       45         ADRESL       45         ADRESL       45         ALU       126         AKS       126         AKS       126         AKS       126         ALUSTA       44         ALUSTA       44         ANDWF       190         Application Note AN552,"Implementing Wake-up       190         Application Note AN578, "Use of the SSP Module in       68         Application Note AN578, "Use of the SSP Module in       123         Assembler       220         Asynchronous Master Transmission       114	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDLW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKE       126         AKS       126         AKS       126         ADRESL       45         ADRESL       45         ADRESL       45         ALU       126         AKS       126         AKS       126         AKS       126         ALUSTA       44         ALUSTA       44         ADDWF       190         Application Note AN552, "Implementing Wake-up       190         Application Note AN552, "Implementing Wake-up       68         Application Note AN578, "Use of the SSP Module in       123         Assembler       220	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKD       126         AKE       126         AKS       126         ALUSTA       44         ALUSTA       44         ANDWF       190         Application Note AN552,"Implementing Wake-up       190         Application Note AN578, "Use of the SSP Module in       123         Assembler       220         Asynchronous Master Transmission       114         Asynchronous Transmitter       113	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         ADRESL       45         AKD       126         AKE       126         AKS       126         ALU       9         ALUSTA       44         ANDWF       190         Application Note AN552,"Implementing Wake-up       190         Application Note AN578, "Use of the SSP Module in       123         Assembler       220         Asynchronous Master Transmission       114         Asynchronous Transmitter       113         B       113	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         AKD       126         AKD       126         AKE       126         AKS       126         ALUSTA       44         ALUSTA       44         ANDWF       190         Application Note AN552,"Implementing Wake-up       190         Application Note AN578, "Use of the SSP Module in       123         Assembler       220         Asynchronous Master Transmission       114         Asynchronous Transmitter       113	
Acknowledge Sequence Enable bit, AKE       126         Acknowledge Status bit, AKS       126         ADCON0       45         ADCON1       45         ADDUW       188         ADDWF       188         ADDWFC       189         ADIE       32         ADIF       34         ADRES Register       167         ADRESH       45         ADRESL       45         AKD       126         AKE       126         AKS       126         ALU       9         ALUSTA       44         ANDWF       190         Application Note AN552,"Implementing Wake-up       190         Application Note AN578, "Use of the SSP Module in       123         Assembler       220         Asynchronous Master Transmission       114         Asynchronous Transmitter       113         B       113	

Baud Rate Formula	
Baud Rate Generator	
Baud Rate Generator (BRG) Baud Rates	
Asynchronous Mode	
Synchronous Mode	
BCF	
BCLIE	
BCLIF	
BF 124, 135, 149,	
Bit Manipulation	184
Block Diagrams A/D	400
Analog Input Model Baud Rate Generator	
Baud Rate Generator	
External Brown-out Protection Circuit (Case1)	ວວ ວວ
External Power-on Reset Circuit	
External Program Memory Connection	
I <sup>2</sup> C Master Mode	141
I <sup>2</sup> C Module	
Indirect Addressing	
On-chip Reset Circuit	
PORTD	
PORTE	
Program Counter Operation	
PWM	
RA0 and RA1	65
RA2	66
RA3	66
RA4 and RA5	66
RB3:RB2 Port Pins	
RB7:RB4 and RB1:RB0 Port Pins	
RC7:RC0 Port Pins	72
SSP (I <sup>2</sup> C Mode)	
SSP (SPI Mode)	128
SSP Module (I <sup>2</sup> C Master Mode)	123
SSP Module (I <sup>2</sup> C Slave Mode)	
SSP Module (SPI Mode)	
Timer3 with One Capture and One Period Register. TMR1 and TMR2 in 16-bit Timer/Counter Mode	
TMR1 and TMR2 in Two 8-bit Timer/Counter Mode	
TMR3 with Two Capture Registers	
Using CALL, GOTO	
WDT	
BODEN	
Borrow	
BRG 110,	143
Brown-out Protection	28
Brown-out Reset (BOR)	28
BSF	191
BSR 44	, 53
BSR Operation	
BTFSC	
BTFSS	
BTG	
Buffer Full bit, BF	
Buffer Full Status bit, BF	
Bus Arbitration	160
Bus Collision	400
Section	
Bus Collision During a RESTART Condition	
Bus Collision During a Start Condition	
Bus Collision During a Stop Condition Bus Collision Interrupt Enable, BCLIE	
Bus Collision Interrupt Flag bit, BCLIF	
	+

С	
C	
C Compiler (MP-C)	
CA1/PR3	
CA1ED0	
CA1ED1	
CA1IE	
CA1IF	,
CA10VF	
CA2ED0	
CA2ED1	• • • •
CA2H	,
CA2IE CA2IF	,
CA2IF	, ,
CA2CVF	
CA2OVF	
CA3IE	-
CA3IF	
CA3L	
CA4H	-
CA4IE	
CA4IF	
Calculating Baud Rate Error	
CALL	
Capacitor Selection	
Ceramic Resonators	
Crystal Oscillator	
Capture	
Capture Sequence to Read Example	
Capture1	
Mode	91
Overflow	, , ,
O and an a difference of	
Capture1 Interrupt	
Capture2	
Capture2 Mode	91
Capture2 Mode Overflow	
Capture2 Mode Overflow Capture2 Interrupt	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C)	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Enable, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure)	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure)	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRF CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Carry (C) Ceramic Resonators Circular Buffer CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRF CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM Table Read Table Write	
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Carry (C) Ceramic Resonators Circular Buffer CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM Table Read Table Write Code Protection	
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Capture4 Interrupt Flag bit, CA4IF Carry (C) Ceramic Resonators Circular Buffer CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM Table Read Table Write COMF	91 92, 93, 285, 286 33, 280 32 34 32 34 32 34 34 32 34 32 34 32 34 32 34 32 32 34 32 
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IF Carty (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM Table Read Table Write COMF COMF	91 92, 93, 285, 286 33, 280 32 34 34 32 34 34 32 34 34 32 34 32 34 32 34 32 34 32 32 34 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 32 34 32 32 34 32 32 34 32 34 32 34 32 34 32 34 32 34 32 34 32 34 32 34 32 34 32 34 32 34 32 34 
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM Table Read Table Write COMF Configuration Bits	91 92, 93, 285, 286 33, 280 32 34 34 32 34 34 32 34 34 32 34 32 34 32 
Capture2 Mode Overflow Capture2 Interrupt Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IF Carty (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle. CLRF CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM Table Read Table Write ComF Configuration Bits Locations	91 92, 93, 285, 286 33, 280 32 34 34 32 34 34 32 34 34 32 34 34 32 34 34 32 34 34 32 34 38 60 35 38 
Capture2 Mode Overflow Capture2 Interrupt Enable, CA3IE Capture3 Interrupt Enable, CA3IE Capture3 Interrupt Flag bit, CA3IF Capture4 Interrupt Flag bit, CA4IE Carry (C) Ceramic Resonators Circular Buffer CKE CKP Clearing the Prescaler Clock Polarity Select bit, CKP Clock/Instruction Cycle (Figure) Clocking Scheme/Instruction Cycle CLRWDT Code Examples Indirect Addressing Loading the SSPBUF register Saving Status and WREG in RAM Table Read Table Write COMF Configuration Bits	91 92, 93, 285, 286 33, 280 32 34 34 32 34 34 34 34 34 34 34 32 34 34 32 34 34 32 34 

CPFSEQ	195
CPFSGT	195
CPFSLT	196
CPUSTA	44, 48, 180
Crystal Operation, Overtone Crystals	16
Crystal or Ceramic Resonator Operation	16
Crystal Oscillator	15

### D

D/A	124
Data Memory	
GPR	
Indirect Addressing	50
Organization	
SFR	
Data Memory Banking	
Data/Address bit, D/A	
DAW	196
DC	
DDRB	
DDRC	
DDRD	
DDRE	
DDRF	
DDRG	
DECF	197
DECFSNZ	
DECFSZ	197
Delay From External Clock Edge	
Development Support	
Development Tools	
Digit Borrow	
Digit Carry (DC)	
Duty Cycle	

## Е

Electrical Characteristics	
PIC17C752/756	
Absolute Maximum Ratings	223
Capture Timing	236
CLKOUT and I/O Timing	233
DC Characteristics	225
External Clock Timing	232
Memory Interface Read Timing	248
Memory Interface Write Timing	247
Parameter Measurement Information	231
Reset, Watchdog Timer, Oscillator Start-up	
Timer and Power-up Timer Timing	234
Timer0 Clock Timing	235
Timer1, Timer2 and Timer3 Clock Timing	235
Timing Parameter Symbology	230
USART Module Synchronous Receive	
Timing	
USART Module Synchronous Transmission	
Timing	
EPROM Memory Access Time Order Suffix	
Extended Microcontroller	
Extended Microcontroller Mode	
External Memory Interface	
External Program Memory Waveforms	41

•
Family of Devices
PIC12CXXX
PIC14C000
PIC16C15X
PIC16C55X
PIC16C5X
PIC16C62X and PIC16C64X 296
PIC16C6X
PIC16C7XX298
PIC16C8X
PIC16C9XX
PIC17C75X
PIC17CXX
FERR
Flowcharts
Acknowledge
Master Receiver
Master Transmit
Restart Condition
Start Condition
Stop Condition
FOSC0
FOSC1
FS0
FS1
FS2
FS3
FSR0
FSR1
Fuzzy Logic Dev. System ( <i>fuzzy</i> TECH®-MP)
G
GCE
General Call Address Sequence139
General Call Address Sequence
General Call Address Sequence.       139         General Call Address Support       139         General Call Enable bit, GCE       126         General Format for Instructions       184         General Purpose RAM       39         General Purpose RAM Bank       53
General Call Address Sequence.       139         General Call Address Support       139         General Call Enable bit, GCE       126         General Format for Instructions       184         General Purpose RAM       39         General Purpose RAM Bank       53         General Purpose Register (GPR)       42
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs53
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3V256
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VLOH vs. VOH, VDD = 5V257
General Call Address Sequence
General Call Address Sequence.       139         General Call Address Support       139         General Call Enable bit, GCE       126         General Format for Instructions       184         General Purpose RAM       39         General Purpose RAM       39         General Purpose RAM Bank       53         General Purpose Register (GPR)       42         GLINTD       35, 48, 101, 180         Global Interrupt Disable bit, GLINTD       35         GOTO       198         GPR (General Purpose Register)       42         GPR Banks       53         Graphs       10H vs. VOH, VDD = 3V       256         IOH vs. VOL, VDD = 5V       257         IOL vs. VOL, VDD = 3V       257         IOL vs. VOL, VDD = 5V       257         IOL vs. VOL, VDD = 5V       258
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 3V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 3V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)253
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 3V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 3V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)253
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 3V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 3V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250RC Oscillator Frequency vs. VDD (Cext = 22 pF)250
General Call Address Sequence
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250RC Oscillator Frequency vs. VDD (Cext = 22 pF)250RC Oscillator Frequency vs. VDD (Cext = 300 pF)251Transconductance of LF Oscillator vs. VDD252Typical IDD vs. Frequency (External Clock 25°C)253
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 5V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250RC Oscillator Frequency vs. VDD (Cext = 22 pF)250RC Oscillator Frequency vs. VDD (Cext = 300 pF)251Transconductance of LF Oscillator vs. VDD252Typical IDD vs. Frequency (External Clock 25°C)253Typical IDD vs. VDD Watchdog Disabled 25°C253Typical IDD vs. VDD Watchdog Disabled 25°C253
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 3V256IOH vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250RC Oscillator Frequency vs. VDD (Cext = 22 pF)250RC Oscillator Frequency vs. VDD (Cext = 300 pF)251Transconductance of LF Oscillator vs. VDD252Typical IDD vs. Frequency (External Clock 25°C)253Typical IDD vs. VDD Watchdog Disabled 25°C253Typical IPD vs. VDD Watchdog Enabled 25°C254Typical IPD vs. VDD Watchdog Enabled 25°C254Typical IPD vs. VDD Watchdog Enabled 25°C254Typical IPD vs. VDD Watchdog Enabled 25°C254
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 3V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250RC Oscillator Frequency vs. VDD (Cext = 22 pF)250RC Oscillator Frequency vs. VDD (Cext = 300 pF)251Transconductance of LF Oscillator vs. VDD252Typical IPD vs. VDD Watchdog Disabled 25°C253Typical IPD vs. VDD Watchdog Enabled 25°C254Typical IPD vs. VDD Watchdog Enabled 25°C255Typical IPD vs. VDD Watchdog Enabled 25°C255Typical IPD vs. VDD Watchdog Enabled 25°C255Typical IPD vs. VDD Watchdog Enabled 25°C <td< td=""></td<>
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 3V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250RC Oscillator Frequency vs. VDD (Cext = 22 pF)250RC Oscillator Frequency vs. VDD (Cext = 300 pF)251Transconductance of LF Oscillator vs. VDD252Typical IDD vs. Frequency (External Clock 25°C)253Typical IPD vs. VDD Watchdog Disabled 25°C253Typical IPD vs. VDD Watchdog Enabled 25°C253Typical IPD vs. VDD Watchdog Enabled 25°C254Typical IPD vs. VDD Watchdog Enabled 25°C255Typical IPD vs. VDD Watchdog Enabled 25°C </td
General Call Address Sequence.139General Call Address Support139General Call Enable bit, GCE126General Format for Instructions184General Purpose RAM39General Purpose RAM Bank53General Purpose Register (GPR)42GLINTD35, 48, 101, 180Global Interrupt Disable bit, GLINTD35GOTO198GPR (General Purpose Register)42GPR Banks53Graphs10H vs. VOH, VDD = 3VIOH vs. VOH, VDD = 3V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258Maximum IDD vs. Frequency (External Clock125°C to -40°C)125°C to -40°C)253Maximum IPD vs. VDD Watchdog Disabled254Maximum IPD vs. VDD Watchdog Enabled255RC Oscillator Frequency vs. VDD (Cext = 100 pF)250RC Oscillator Frequency vs. VDD (Cext = 22 pF)250RC Oscillator Frequency vs. VDD (Cext = 300 pF)251Transconductance of LF Oscillator vs. VDD252Typical IPD vs. VDD Watchdog Disabled 25°C253Typical IPD vs. VDD Watchdog Enabled 25°C254Typical IPD vs. VDD Watchdog Enabled 25°C255Typical IPD vs. VDD Watchdog Enabled 25°C255Typical IPD vs. VDD Watchdog Enabled 25°C255Typical IPD vs. VDD Watchdog Enabled 25°C <td< td=""></td<>

	Vтн (Input Threshold Voltage) of OSC1	
	Input (In XT, HS, and LP Modes) vs. VDD	. 259
	WDT Timer Time-Out Period vs. VDD	. 256
Н		
Harc	dware Multiplier	61
I		
I/O F	Ports	
	Bi-directional	83
	I/O Ports	
	Programming Considerations	
	Read-Modify-Write Instructions	83
120	Successive Operations	83
I²C.		. 134
	Addressing I <sup>2</sup> C Devices	
	Arbitration Combined Format	
	I <sup>2</sup> C Overview	
	Initiating and Terminating Data Transfer	
	Master-Receiver Sequence	
	Master-Transmitter Sequence	
	Multi-master	
	START	
	STOP	
	Transfer Acknowledge	<i>,</i>
I <sup>2</sup> C I	Master Mode Receiver Flowchart	
	Master Mode Reception	
I <sup>2</sup> C I	Master Mode Restart Condition	. 146
	Mode Selection	
I <sup>2</sup> C I	Module	
	Acknowledge Flowchart	. 156
	Acknowledge Sequence timing	. 155
	Addressing	. 135
	Baud Rate Generator	
	Block Diagram	
	BRG Block Diagram	
	BRG Reset due to SDA Collision	
	BRG Timing	
	Bus Arbitration	
	Bus Collision	
	Acknowledge Restart Condition	
	Restart Condition Timing (Case1)	
	Restart Condition Timing (Case )	
	Start Condition	
	Start Condition Timing 161	
	Stop Condition	164
	Stop Condition Timing (Case1)	
	Stop Condition Timing (Case2)	
	Transmit Timing	
	Bus Collision timing	. 160
	Clock Arbitration	. 159
	Clock Arbitration Timing (Master Transmit)	
	Conditions to not give ACK Pulse	
	General Call Address Support	
	Master Mode	
	Master Mode 7-bit Reception timing	
	Master Mode Operation	
	Master Mode Start Condition	
	Master Mode Transmission	
	Master Mode Transmit Sequence Master Transmit Flowchart	
	Multi-Master Communication	
	Multi-master Mode	
	Operation	
	Repeat Start Condition timing	
	Restart Condition Flowchart	
	Slave Mode	

Slave Reception	
Slave Transmission	136
SSPBUF	134
Start Condition Flowchart	145
Stop Condition Flowchart	
Stop Condition Receive or Transmit timing	157
Stop Condition timing	
Waveforms for 7-bit Reception	107
Waveforms for 7-bit Transmission	
I <sup>2</sup> C Module Address Register, SSPADD	134
I <sup>2</sup> C Slave Mode	
INCF	
INCFSNZ	200
INCFSZ	199
In-Circuit Serial Programming	182
INDF0	
INDF1	
Indirect Addressing	44, 31
Indirect Addressing	50
Indirect Addressing	
Operation	
Registers	
Initialization Conditions for Special Function Registers .	
Initializing PORTB	69
Initializing PORTC	
Initializing PORTD	
Initializing PORTE	78 80
INSTA	
Instruction Flow/Pipelining	19
Instruction Set	
ADDLW	
ADDWF	
ADDWFC	
ANDLW	189
ANDWF	190
BCF	190
BSF	
BTFSC	
BTFSS	
BTG	
CALL	
CLRF	
CLRWDT	
COMF	
CPFSEQ	195
CPFSGT	195
CPFSLT	196
DAW	196
DECF	
DECFSNZ	
DECFSZ	
GOTO	-
INCF	
INCFSNZ	
INCFSZ	
IORLW	200
IORWF	201
LCALL	201
MOVFP	202
MOVLB	
MOVLR	
MOVER	
MOVEV	
MOVWF	204
MULLW	204 205
MULLW MULWF	204 205 205
MULLW	204 205 205 206

RETFIE
RETLW
RETURN
RLCF
RLNCF
RRCF
SETF
SLEEP
SUBLW
SUBWF
SUBWFB
SWAPF
TABLRD
TABLWT 214, 215
TLRD 215
TLWT
TSTFSZ
XORLW
XORWF
Instruction Set Summary
Instructions TABLRD
TABLRD 60 TLRD 60
ILRD
INT PIII
INTEDG
Inter-Integrated Circuit (I <sup>2</sup> C)
Internal Sampling Switch (Rss) Impedence
Interrupt on Change Feature
Interrupt Status Register (INTSTA)
Interrupts
A/D Interrupt
A/D Interrupt
Bus Collision Interrupt
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt33, 280Capture3 Interrupt34Capture4 Interrupt34Context Saving35
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       35
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE       29
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE       29         TMR1IF       29
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE       29         TMR1IF       29         TMR2IE       29
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt33, 280Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IF29TMR2IE29TMR2IF29TMR2IF29
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE       29         TMR1IF       29         TMR2IE       29         TMR2IF       29         TMR3IE       29
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE         TMR1IF       29         TMR2IE       29         TMR2IF       29         TMR3IE       29         TMR3IF       29
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       7         TMR1IE       29         TMR2IE       29         TMR2IF       29         TMR3IE       29         TMR3IF       29         TMR3IF       29         TMR3IF       35
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE         TMR1IF       29         TMR2IE       29         TMR2IF       29         TMR3IE       29         TMR3IF       29         TMR3IF       29         TIMR3IF       29         Solubal Interrupt Disable       35
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       7         TMR1IE       29         TMR2IE       29         TMR2IF       29         TMR3IE       29         TMR3IF       29         TMR3IF       29         TMR3IF       35
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE         TMR1IF       29         TMR2IE       29         TMR2IF       29         TMR3IE       29         TMR3IE       29         TMR3IF       29         Opbal Interrupt Disable       35         Interrupts       29         Logic       29         Operation       35
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt33, 280Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IE29TMR3IF29Global Interrupt Disable35Interrupts29Logic29
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       7MR1IE         TMR1IF       29         TMR2IE       29         TMR3IE       29         TMR3IF       29         TMR3IF       29         TMR3IF       29         Operation       35         Interrupts       29         Logic       29         Operation       35
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       7MR1IE         TMR1IE       29         TMR2IE       29         TMR3IE       29         TMR3IE       29         TMR3IF       29         Global Interrupt Disable       35         Interrupts       29         Logic       29         Qperation       35         Peripheral Interrupt Enable       31         Peripheral Interrupt Request       33         PIE2 Register       32         PIR1 Register       33
Bus Collision Interrupt       34         Capture1 Interrupt       33, 280         Capture2 Interrupt       33, 280         Capture3 Interrupt       34         Capture4 Interrupt       34         Context Saving       35         Flag bits       TMR1IE         TMR2IE       29         TMR2IF       29         TMR3IE       29         TMR3IF       29         Operation       35         Peripheral Interrupt Disable       35         Piez Register       33         PIR2 Register       33         PIR2 Register       33
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt33, 280Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IE29TMR3IF29Operation35Interrupt Disable35Interrupt Request33PIE2 Register32PIR1 Register34PORTB Interrupt on Change33, 280
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt33, 280Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IE29TMR3IF29Operation35Interrupt Disable35Interrupt S29Qic29Difference29TMR3IF29TMR3IF29Jogic29Operation35Peripheral Interrupt Enable31Peripheral Interrupt Request33PIE2 Register32PIR1 Register34PORTB Interrupt on Change33, 280PWM98
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt33, 280Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Operation35Peripheral Interrupt Request33PIE2 Register33PIR1 Register34PORTB Interrupt on Change33, 280PWM98RA0/INT35
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt33, 280Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register33PIR2 Register33Status Register30
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt34Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register34PORTB Interrupt on Change33, 280PWM98RA0/INT35Status Register30Synchronous Serial Port Interrupt34
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt34Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register34PORTB Interrupt on Change33, 280PWM98RA0/INT35Status Register30Synchronous Serial Port Interrupt34TOCKI Interrupt34TOCKI Interrupt35
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt34Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Logic29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register33PIR2 Register33Status Register30Synchronous Serial Port Interrupt34TOCKI Interrupt35Timing36
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt34Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Logic29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register33PIR2 Register33Status Register30Synchronous Serial Port Interrupt34TOCKI Interrupt35Timing36TMR1 Overflow Interrupt33, 280
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt34Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Logic29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register34PORTB Interrupt on Change33, 280PWM98RA0/INT35Status Register30Synchronous Serial Port Interrupt34TOCKI Interrupt33, 280TMR1 Overflow Interrupt33, 280TMR2 Overflow Interrupt33, 280
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt34Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Logic29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register33PIR2 Register33Status Register30Synchronous Serial Port Interrupt34TOCKI Interrupt35Timing36TMR1 Overflow Interrupt33, 280
Bus Collision Interrupt34Capture1 Interrupt33, 280Capture2 Interrupt34Capture3 Interrupt34Capture4 Interrupt34Context Saving35Flag bitsTMR1IETMR1IE29TMR2IE29TMR2IF29TMR3IF29Global Interrupt Disable35Interrupts29Logic29Operation35Peripheral Interrupt Request33PIE2 Register32PIR1 Register34PORTB Interrupt on Change33, 280YMM98RA0/INT35Status Register30Synchronous Serial Port Interrupt34TOCKI Interrupt33, 280TMR1 Overflow Interrupt33, 280TMR3 Overflow Interrupt33, 280

USART2 Receive Interrupt	34
Vectors	
Peripheral Interrupt	35
Program Memory Locations	39
RA0/INT Interrupt	35
T0CKI Interrupt	
Vectors/Priorities	35
Wake-up from SLEEP18	30
INTF	30
INTSTA	44
INTSTA Register	30
IORLW	00
IORWF	01

## L

		~~ 4
LCALL	50,	201

### M Ma

Maps
Register File Map43, 273
Memory
External Interface 41
External Memory Waveforms41
Memory Map (Different Modes) 40
Mode Memory Access 40
Organization
Program Memory
Program Memory Map 39
Microcontroller
Microprocessor
Minimizing Current Consumption
MOVFP
Moving Data Between Data and Program Memories
MOVLB
MOVLR
MOVLW
MOVPF
MOVWF
MPASM Assembler
MP-C C Compiler
MPSIM Software Simulator
MULLW
Multi-Master Communication
Multi-Master Mode 142
Multiply Examples
16 x 16 Routine
16 x 16 Signed Routine63
8 x 8 Routine61
8 x 8 Signed Routine61
MULWF

## Ν

NEGW	206
NOP	206

## 0

-	
Opcode Field Descriptions	
Opcodes	
Oscillator	
Configuration	15, 178
Crystal	15
External Clock	17
External Crystal Circuit	17
External Parallel Resonant Crystal Circuit	17
External Series Resonant Crystal Circuit	17
RC	

RC Frequencies	
Oscillator Start-up Time (Figure)	
Oscillator Start-up Timer (OST)	
OST	22
OV	9, 47, 274
Overflow (OV)	9

## Ρ

Ρ			
Packaging Information			261
PC (Program Counter)			
PCFG0 bit			
PCFG1 bit			
PCFG2 bit			
PCFG2 bit			
-			-
PCL			
PCLATH		44	, 52
PD		48,	180
PEIE		30,	101
PEIF			30
Peripheral Bank			53
Peripheral Banks			
Peripheral Interrupt Enable			
Peripheral Interrupt Request (PIR1)			
Peripheral Register Banks			
PICDEM-1 Low-Cost PIC16/17 Demo Board			
PICDEM-2 Low-Cost PIC16CXX Demo Board.			
PICDEM-3 Low-Cost PIC16C9XXX Demo Boar	rd		220
PICMASTER In-Circuit Emulator			219
PICSTART Low-Cost Development System			219
PICSTART Low-Cost Development System			219
PIE			
PIE1			
			·
PIE2		'	·
Pin Compatible Devices			
PIR			
PIR1		25	, 44
PIR2		25	, 45
PM0		177.	181
PM1			
POP			
POR			
PORTA			
		'	·
PORTB			hX.
PORTB Interrupt on Change		33,	280
PORTC	2	33, 25, 44	280 , 72
PORTC	2	33, 25, 44 25, 44	280 , 72 , 74
PORTC	2	33, 25, 44 25, 44	280 , 72 , 74
PORTC	2	33, 25, 44 25, 44 25, 44 25, 44	280 , 72 , 74 , 76
PORTCPORTD	2	33, 25, 44 25, 44 25, 44 25, 44	280 , 72 , 74 , 76 45
PORTCPORTDPORTEPORTFPORTFPORTFPORTGPORTGPORTG		33, 25, 44 25, 44 25, 44	280 , 72 , 74 , 76 45 45
PORTC	2	33, 25, 44 25, 44 25, 44	280 , 72 , 74 , 76 45 45 180
PORTC	2	33, 25, 44 25, 44 25, 44	280 , 72 , 74 , 76 45 45 180 22
PORTCPORTDPORTEPORTEPORTFPORTGPORTGPower-down ModePower-on Reset (POR)Power-up Timer (PWRT)	2	33, 25, 44 25, 44 25, 44	280 , 72 , 74 , 76 45 45 180 22 22
PORTC	2	33, 25, 44 25, 44 25, 44 	280 , 72 , 74 , 76 45 45 180 22 22 , 45
PORTC           PORTD           PORTE           PORTF           PORTG           Power-down Mode           Power-on Reset (POR)           Power-up Timer (PWRT)           PR1           PR2	2	33, 25, 44 25, 44 25, 44 	280 , 72 , 74 , 76 45 180 22 , 45 , 45
PORTC	2	33, 25, 44 25, 44 25, 44 	280 , 72 , 74 , 76 45 180 22 , 45 , 45
PORTC           PORTD           PORTE           PORTF           PORTG           Power-down Mode           Power-on Reset (POR)           Power-up Timer (PWRT)           PR1           PR2	2	33, 25, 44 25, 44 25, 44 	280 , 72 , 74 , 76 45 180 22 , 45 , 45 26
PORTC	2	33, 25, 44 25, 44 25, 44 25, 44 26	280 , 72 , 74 , 76 45 180 22 , 45 , 45 26 26
PORTC           PORTD           PORTE           PORTF           PORTG           Power-down Mode           Power-on Reset (POR)           Power-up Timer (PWRT)           PR1           PR2           PR3/CA1H           PR3H/CA1H	2	33, 25, 44 25, 44 25, 44 25, 44 26	280 , 72 , 74 , 76 45 45 22 22 22 26 26 45
PORTC           PORTD           PORTE           PORTF           PORTG           Power-down Mode           Power-on Reset (POR)           Power-up Timer (PWRT)           PR1           PR2           PR3/CA1H           PR3L/CA1L	2	33, 25, 44 25, 44 25, 44 26 26	280 , 72 , 74 , 76 45 180 22 , 45 26 26 26 45 26 45
PORTC           PORTD           PORTE           PORTF           PORTG           Power-down Mode           Power-on Reset (POR)           Power-up Timer (PWRT)           PR1           PR2           PR3/CA1H           PR3L/CA1L           PR3L/CA1L           Prescaler Assignments	2	33, 25, 44 25, 44 25, 44 25, 44 26 26	280 , 72 , 74 , 76 45 180 22 22 26 26 26 26 45 28
PORTC           PORTD           PORTE           PORTF           PORTG           Power-down Mode           Power-down Mode           Power-on Reset (POR)           Power-up Timer (PWRT)           PR1           PR2           PR3/CA1H           PR3L/CA1L           PR3L/CA1L           Prescaler Assignments           PRO MATE Universal Programmer	2	33, 25, 44 25, 44 25, 44 	280 , 72 , 74 , 76 45 180 22 45 26 26 45 45 45 45 45 45 45 45 45
PORTCPORTDPORTDPORTEPORTEPORTFPORTGPower-down ModePower-on Reset (POR)Power-up Timer (PWRT)PR1PR3./CA1HPR3/CA1HPR3/CA1LPR3H/CA1HPR3L/CA1LPR3H/CA1LPR3L/CA1LPR3L/CA1LPR3L/CA1LPR3L/CA1LPRSL/CA1LPRSL/CA1LPR3L/CA1LPR0PR	2	33, 25, 44 25, 44 25, 44 26 26 	280 , 72 , 74 , 76 45 45 180 22 , 45 26 26 45 26 45 45 45 45 45 45 45 4
PORTCPORTDPORTDPORTBPORTEPORTFPORTGPower-down ModePower-on Reset (POR)Power-up Timer (PWRT)PR1PR2PR3/CA1HPR3/CA1LPR3H/CA1HPR3L/CA1LPR3H/CA1LPR3L/CA1LPR3L/CA1LPRSL/CA1LPRSL/CA1LPRSL/CA1LPRSL/CA1LPRSL/CA1LPROMATE Universal ProgrammerPRODL	2	33, 25, 44 25, 44 25, 44 26 26 26 26 27 27 27	280 , 72 , 74 , 76 45 45 45 22 22 22 45 26 26 45 45 45 45 45 45 45 4
PORTCPORTDPORTDPORTEPORTEPORTFPORTGPower-down ModePower-on Reset (POR)Power-up Timer (PWRT)PR1PR3./CA1HPR3/CA1HPR3/CA1LPR3H/CA1HPR3L/CA1LPR3H/CA1LPR3L/CA1LPR3L/CA1LPR3L/CA1LPR3L/CA1LPRSL/CA1LPRSL/CA1LPR3L/CA1LPR0PR	2	33, 25, 44 25, 44 25, 44 26 26 26 26 27 27 27	280 , 72 , 74 , 76 45 45 45 22 22 22 45 26 26 45 45 45 45 45 45 45 4
PORTCPORTDPORTDPORTBPORTEPORTFPORTGPower-down ModePower-on Reset (POR)Power-up Timer (PWRT)PR1PR2PR3/CA1HPR3/CA1LPR3H/CA1HPR3L/CA1LPR3H/CA1LPR3L/CA1LPR3L/CA1LPRSL/CA1LPRSL/CA1LPRSL/CA1LPRSL/CA1LPRSL/CA1LPROMATE Universal ProgrammerPRODL		33, 25, 44 25, 44 25, 44 	280 , 72 , 74 , 76 45 45 180 22 , 45 26 45 45 219 , 46 52

External Connection Diagram	41
Мар	
Modes	
Extended Microcontroller	
Microcontroller	
Microprocessor	
Protected Microcontroller	
Operation	
Organization	
Protected Microcontroller	
PS0	
PS1	49, 87
PS2	
PS3	49, 87
PUSH	
PW1DCH	
PW1DCL	
PW2DCH	
PW2DCL	
PW3DCH	
PW3DCL	
PWM	
Duty Cycle	
External Clock Source	
Frequency vs. Resolution	
Interrupts	
Max Resolution/Frequency for External (	Clock Input99
Output	
Periods	
PWM19	92, 93, 285, 286
PWM1ON	
PWM2	
PWM2ON	
PWM3ON	
PWRT	

## R

R/W	
R/W bit	
R/W bit	
RA1/T0CKI pin	
RBIE	
RBIF	
RBPU	
RC Oscillator	
RC Oscillator Frequencies	
RC1IE	
RC1IF	
RC2IE	
RC2IF	
RCE,Receive Enable bit, RCE	
RCREG	
RCREG1	
RCREG2	
RCSTA	
RCSTA1	
RCSTA2	
Read/Write bit, R/W	
Reading 16-bit Value	
Receive Overflow Indicator bit, SSPOV	
Receive Status and Control Register	
Register File Map	
Registers	
ADCON0	
ADCON1	
ADRESH	

ADRESL		45
ALUSTA	44.	47
BRG		
BSR	,	
CA2H		45
CA2L		45
CA3H		
CA3L		46
CA4H		46
CA4L		
CPUSTA	,	-
DDRB		44
DDRC		44
DDRD		
DDRE		44
DDRF		45
DDRG		
FSR0		
FSR1	44,	51
INDF0	44	51
INDF1		
INSTA		
INTSTA		30
PCL		
PCLATH		
PIE1	31,	44
PIE2	32	45
PIR1		
PIR2	- ,	-
PORTA		44
PORTB		
PORTC		
PORTD		44
PORTE		44
PORTF		
PORTG		
PR1		45
PR2		45
PR3H/CA1H		
PR3L/CA1L		
PRODH		46
PRODL		46
PW1DCH		
PW1DCL		45
PW2/DCL		45
PW2DCH		-
PW3DCH		
PW3DCL		46
RCREG1		44
RCREG2		
RCSTA1		44
RCSTA2		45
SPBRG1		
SPBRG2		
Special Function Table		44
SSPADD		
SSPBUF		
SSPCON1		46
SSPCON2		46
SSPSTAT		
T0STA 44,	49,	87
TBLPTRH		44
TBLPTRL		
TCON1		
TCON2	45,	92
TCON3	46	93
	- ,	
TMR0H		44

TMR1	45
TMR2	45
TMR3H	45
TMR3L	45
TXREG1	
TXREG2	45
TXSTA1	
TXSTA2	45
WREG	
Regsters	
TMR0L	
Reset	
Section	21
Status Bits and Their Significance	23
Time-Out in Various Situations	23
Time-Out Sequence	23
Restart Condition Enabled bit, RSE	
RETFIE	
RETLW	
RETURN	
RLCF	
RLNCF	209
RRCF	
RRNCF	
RSE	126
RX Pin Sampling Scheme	115

## S

3
S124
SAE
Sampling 115
Saving STATUS and WREG in RAM
SCK
SCL
SDA138
SDI
SDO
Serial Clock, SCK 127
Serial Clock, SCL
Serial Data Address, SDA135
Serial Data In, SDI 127
Serial Data Out, SDO127
SETF210
SFR
SFR (Special Function Registers)
SFR As Source/Destination184
Signed Math
Slave Select Synchronization130
Slave Select, SS 127
SLEEP
SMP
Software Simulator (MPSIM) 22
SPBRG 116, 120, 122
SPBRG1
SPBRG2
SPE
Special Features of the CPU 177
Special Function Registers 39, 44, 184
Summary44
Special Function Registers, File Map 43, 273
SPI
Master Mode 129
Serial Clock
Serial Data In
Serial Data Out127
Serial Peripheral Interface (SPI) 123

SPI clock
SPI Mode 127
SPI Clock Edge Select, CKE 124
SPI Data Input Sample Phase Select, SMP 124
SPI Master/Slave Connection 130
SPI Module
Master/Slave Connection 130
Slave Mode 130
Slave Select Synchronization 130
Slave Synch Timnig 131
Slave Timing with CKE = 0 132
Slave Timing with CKE = 1 133
<u>SS</u>
SSP 123
Block Diagram (SPI Mode) 128
SPI Mode 127
SSPADD 134, 135
SSPBUF 129, 134
SSPCON1 125
SSPCON2 126
SSPSR 129, 135
SSPSTAT 124, 134
SSP I <sup>2</sup> C
SSP I <sup>2</sup> C Operation 134
SSP Module
SPI Master Mode 129
SPI Master./Slave Connection
SPI Slave Mode130
SSPCON1 Register 134
SSP Overflow Detect bit, SSPOV
SSPADD
SSPBUF
SSPCON1 46, 125, 134
SSPCON1
SSPCON1         46, 125, 134           SSPCON2         46, 126           SSPEN         125, 290
SSPCON1         46, 125, 134           SSPCON2         46, 126           SSPEN         125, 290           SSPIE         32
SSPCON1       46, 125, 134         SSPCON2       46, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136
SSPCON1       46, 125, 134         SSPCON2       46, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290
SSPCON1       46, 125, 134         SSPCON2       46, 126, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290
SSPCON1       46, 125, 134         SSPCON2       46, 126, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134
SSPCON1       46, 125, 134         SSPCON2       46, 126, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       46, 124, 134
SSPCON1       46, 125, 134         SSPCON2       46, 126, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 135, 152, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       Operation
SSPCON1       46, 125, 134         SSPCON2       46, 126, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 135, 152, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       Operation         Operation       50         Pointer       50
SSPCON1       46, 125, 134         SSPCON2       46, 126, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 135, 152, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       50         Pointer       50         Stack       36
SSPCON1       46, 125, 134         SSPCON2       46, 126, 126         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       50         Operation       50         Pointer       50         Stack       38         Start bit (S)       124
SSPCON1       46, 125, 134         SSPCON2       46, 125, 134         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       50         Pointer       50         Stack       35         Start bit (S)       124         Start Condition Enabled bit, SAE       126
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       50         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         STKAV       48, 50
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       50         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         STKAV       48, 50         Stop bit (P)       124
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         STKAV       48, 50         Stop bit (P)       124         Stop Condition Enable bit       126
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       50         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enable bit       126         Stude W       211
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       39         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWF       212
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       39         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWFE       212         SUBWFB       212
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       39         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWFE       212         SUBWFB       212         SWAPF       213
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       39         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enabled bit, SAE       126         SUBLW       211         SUBWFE       212         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       50         Pointer       50         Stack       38         Start bit (S)       124         Start condition Enabled bit, SAE       126         Stop bit (P)       124         Stop bit (P)       124         Stop Condition Enable bit       126         SUBWF       212         SUBWF       212         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Reception       116
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPEN       125, 290         SSPIE       32         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       39         Operation       50         Pointer       50         Stack       39         Start bit (S)       124         Start Condition Enabled bit, SAE       126         STKAV       48, 50         Stop bit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWFB       212         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Transmission       117
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       50         Pointer       50         Stack       38         Start bit (S)       124         Start condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enabled bit, SAE       126         SUBLW       211         SUBWFB       212         SUBWFB       212         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Transmission       117         Synchronous Serial Port       125
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       50         Pointer       50         Stack       36         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enabled bit, SAE       126         Stark bit (S)       124         Stop bit (P)       126         SUBWF       212         SUBWF       212         SUBWFB       212         Synchronous Master Mode       117         Synchronous Master Transmission       117         Synchronous Serial Port       125         Synchronous Serial Port       125         Synchronous Serial Port       125         Synchronous Serial Port Enable bit, SSPEN       125
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       50         Pointer       50         Stack       38         Start bit (S)       124         Start bit (S)       124         Start bit (S)       124         Start bit (P)       124         Stop bit (P)       124         Stop Condition Enabled bit, SAE       126         SUBLW       211         SUBWFB       212         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Transmission       117         Synchronous Serial Port       122         Synchronous Serial Port Enable bit, SSPEN       125, 290         Synchronous Serial Port Interrupt       34
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       50         Pointer       50         Stack       38         Start bit (S)       124         Start bit (S)       124         Start bit (S)       124         Start bit (P)       124         Stop bit (P)       124         Stop Condition Enabled bit, SAE       126         SUBLW       211         SUBWFB       212         SUBWFB       212         SUBWFB       212         Synchronous Master Mode       117         Synchronous Master Transmission       117         Synchronous Serial Port       125         Synchronous Serial Port Enable bit, SSPEN       125, 290         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       50         Pointer       50         Stack       38         Start bit (S)       124         Start bit (S)       124         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWFB       212         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Reception       117         Synchronous Serial Port       125, 290         Synchronous Serial Port Enable bit, SSPEN       125, 290         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Int
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       56         Pointer       56         Stack       35         Stark bit (S)       124         Stark Condition Enabled bit, SAE       126         Stark V       48, 50         Stop bit (P)       124         Stop Condition Enabled bit, SAE       212         Stark Dit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Transmission       117         Synchronous Serial Port       125, 290         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       32         Synchronous Seri
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       50         Pointer       50         Stack       38         Start bit (S)       124         Start bit (S)       124         Start bit (S)       124         Start bit (S)       124         Start Condition Enabled bit, SAE       126         Stop bit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWFB       212         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Transmission       117         Synchronous Serial Port       125, 290         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt Enable, SSPIE       32         Synchronous Serial Port Mode Select bits, </td
SSPCON1       46, 125, 134         SSPCON2       46, 125, 290         SSPIN       125, 290         SSPIF       34, 136         SSPM3:SSPM0       125, 290         SSPOV       125, 135, 152, 290         SSPSTAT       46, 124, 134         Stack       36         Operation       56         Pointer       56         Stack       35         Stark bit (S)       124         Stark Condition Enabled bit, SAE       126         Stark V       48, 50         Stop bit (P)       124         Stop Condition Enabled bit, SAE       212         Stark Dit (P)       124         Stop Condition Enable bit       126         SUBLW       211         SUBWFB       212         SWAPF       213         Synchronous Master Mode       117         Synchronous Master Transmission       117         Synchronous Serial Port       125, 290         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       34         Synchronous Serial Port Interrupt       32         Synchronous Seri

T0CKI Pin
TOCKIE
T0CKIF
T0CS
T0IE
T0IF
T0SE
T0STA
T1691
Table Latch51
Table Pointer
Table Read
Example60
Table Reads Section60
TLRD60
Table Write
Code
Timing
To External Memory58
TABLRD
TABLWT
TaD
TBLATH
TBLATL
TBLPTRH
TBLPTRL
TCLK12
TCLK3
TCON1
TCON2
TCON2,TCON3
TCON3
Time-Out Sequence
Timer Resources
Timer0
Timer1
16-bit Mode
Clock Source Select
On bit
Section
Timer2
16-bit Mode95
Clock Source Select91
On bit
Section
Timer3
Clock Source Select91
On bit92, 93, 285, 286
Section
Timers
TCON3
Timing Diagrams
A/D Conversion
Acknowledge Sequence Timing155
Asynchronous Master Transmission
Asynchronous Reception116
Back to Back Asynchronous Master Transmission 114
Baud Rate Generator with Clock Arbitration
BRG Reset Due to SDA Collision
Bus Collision
Start Condition Timing161
Start Condition Timing
Bus Collision During a Restart Condition (Case 1) 163
Bus Collision During a Restart Condition (Case 1) 163 Bus Collision During a Restart Condition (Case2) 163

External Parallel Resonant Crystal Oscillator
Circuit 17
External Program Memory Access 41
I <sup>2</sup> C Bus Data
I <sup>2</sup> C Bus Start/Stop bits
I <sup>2</sup> C Master Mode First Start bit timing
I <sup>2</sup> C Master Mode Reception timing
I <sup>2</sup> C Master Mode Transmission timing
Interrupt (INT, TMR0 Pins)
Master Mode Transmit Clock Arbitration
Oscillator Start-up Time
PIC17C752/756 Capture Timing
PIC17C752/756 External Clock
PIC17C752/756 Memory Interface Read
PIC17C752/756 Memory Interface Write
PIC17C752/756 PWM Timing
PIC17C752/756 Reset, Watchdog Timer, Oscillator
Start-up Timer and Power-up Timer
PIC17C752/756 Timer0 Clock
PIC17C752/756 Timer1, Timer2 and Timer3 Clock . 235
PIC17C752/756 USART Module Synchronous
Receive
PIC17C752/756 USART Module Synchronous
Transmission
Repeat Start Condition 146
Slave Synchronization
SPI Mode Timing (Master Mode)SPI Mode
Master Mode Timing Diagram 129
SPI Mode Timing (Slave Mode with CKE = 0)
SPI Mode Timing (Slave Mode with CKE = 1)
Stop Condition Receive or Transmit 157
Currenter Desertion (140
Synchronous Reception119
Synchronous Transmission 118
Synchronous Reception
Synchronous Transmission
Synchronous Transmission
Synchronous Transmission118Table Write58TMR088, 89TMR0 Read/Write in Timer Mode90TMR1, TMR2, and TMR3 in Timer Mode105
Synchronous Transmission118Table Write58TMR088, 89TMR0 Read/Write in Timer Mode90TMR1, TMR2, and TMR3 in Timer Mode105Wake-Up from SLEEP180
Synchronous Transmission118Table Write58TMR088, 89TMR0 Read/Write in Timer Mode90TMR1, TMR2, and TMR3 in Timer Mode105Wake-Up from SLEEP180TLRD215
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         216
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           16-bit Write         89
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88           Operation         88
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88           Operation         88           Overview         85
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90
Synchronous Transmission118Table Write58TMR058TMR0 Read/Write in Timer Mode90TMR1, TMR2, and TMR3 in Timer Mode105Wake-Up from SLEEP180TLRD215TLWT216TMR016-bit Read16-bit Read8916-bit Write89Module88Operation88Overview85Prescaler Assignments89Read/Write Considerations89Read/Write in Timer Mode90Timing88, 89
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write In Timer Mode         90           Timing         88, 89           TMR0         88, 89
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMR0 Status/Control Register (TOSTA)         49           TMR0H         44
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMR0 Status/Control Register (TOSTA)         49           TMR0H         44
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         89           16-bit Read         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write in Timer Mode         90           Timing         88, 89           TMRO Status/Control Register (TOSTA)         49           TMROH         44           TMROL         44
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read           16-bit Write         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write in Timer Mode         90           Timing         88, 89           TMR0 Status/Control Register (TOSTA)         49           TMR0H         44           TMR0L         44           TMR0L         44
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read           16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write in Timer Mode         90           Timing         88, 89           TMR0 Status/Control Register (TOSTA)         49           TMR0H         44           TMR0L         44           TMR0L         44           TMR0L         94
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read           16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMRO Status/Control Register (TOSTA)         49           TMROH         44           TMR0L         44           TMR1         26, 45           8-bit Mode         94           External Clock Input         94           Overview         85
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read           16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write in Timer Mode         90           Timing         88, 89           TMR0 Status/Control Register (TOSTA)         49           TMR0H         44           TMR0L         44           TMR0L         44           TMR0L         94
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMRO Status/Control Register (TOSTA)         49           TMR0H         44           TMR0L         44           TMR1         26, 45           8-bit Mode         94           External Clock Input         94           Overview         85           Timer Mode         105           Tiwo 8-bit Timer/Counter Mode         94
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMRO Status/Control Register (TOSTA)         49           TMROH         44           TMROL         44           TMR1         26, 45           8-bit Mode         94           External Clock Input         94           Overview         85           Timer Mode         105
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMRO Status/Control Register (TOSTA)         49           TMR0H         44           TMR1         26, 45           8-bit Mode         94           External Clock Input         94           Overview         85           Timer Mode         105           Two 8-bit Timer/Counter Mode         94           Using with PWM         97
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMRO Status/Control Register (TOSTA)         49           TMR0H         44           TMR1         26, 45           8-bit Mode         94           External Clock Input         94           External Clock Input         94           Timer Mode         105           Timer Mode         105           Timer Mode         94           External Clock Input         94           External Clock Input         94
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read         89           16-bit Read         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           TMRO Status/Control Register (TOSTA)         49           TMR0H         44           TMR1         26, 45           8-bit Mode         94           External Clock Input         94           Overview         85           Timer Mode         105           Two 8-bit Timer/Counter Mode         94           Using with PWM         97           TMR1 Overflow Interrupt         33, 280
Synchronous Transmission         118           Table Write         58           TMR0         88, 89           TMR0 Read/Write in Timer Mode         90           TMR1, TMR2, and TMR3 in Timer Mode         105           Wake-Up from SLEEP         180           TLRD         215           TLWT         216           TMR0         16-bit Read         89           16-bit Write         89           Module         88           Operation         88           Overview         85           Prescaler Assignments         89           Read/Write Considerations         89           Read/Write in Timer Mode         90           Timing         88, 89           TMRO Status/Control Register (TOSTA)         49           TMR0H         44           TMR1         26, 45           8-bit Mode         94           External Clock Input         94           Overview         85           Timer Mode         105           Two 8-bit Timer/Counter Mode         94           Using with PWM         97           TMR1 Overflow Interrupt         33, 280           TMR1E         31

8-bit Mode	
External Clock Input	
In Timer Mode	
Two 8-bit Timer/Counter Mode	
Using with PWM	
TMR2 Overflow Interrupt	33, 280
TMR2CS	
TMR2IE	
TMR2IF	33, 280
TMR2ON	
TMR3	
Example, Reading From	104
Example, Writing To	
External Clock Input	
In Timer Mode	
One Capture and One Period Register Mode	100
Overview	
Reading/Writing	
TMR3 Interrupt Flag bit, TMR3IF	
TMR3CS	
TMR3H	
TMR3IE	
TMR3IF	
TMR3L	
TMR3ON	
TO	179, 180
Transmit Status and Control Register	
TSTFSZ	
Turning on 16-bit Timer	
TX1IE	
TX1IF	-
TX2IE	,
TX2IF	
TXREG113, 117,	
TXREG1	
TXREG2	
TXSTA	,
TXSTA1	
TXSTA2	
	0, .0
U	
UA	124
Update Address, UA	
Upward Compatibility	
USART	
Asynchronous Master Transmission	114
Asynchronous Mode	
Asynchronous Receive	
Asynchronous Transmitter	
Baud Rate Generator	
Synchronous Master Mode	
Synchronous Master Reception	
Synchronous Master Transmission	
Synchronous Slave Mode	
Synchronous Slave Transmit	
,	

Wake-up from SLEEP Through Interrupt	
Watchdog Timer 179	
Waveform for General Call Address Sequence	
Waveforms	
External Program Memory Access41	
WCOL 125, 144, 149, 152, 155, 157, 290	
WCOL Status Flag 144	
WDT 179	
Clearing the WDT 179	
Normal Timer 179	
Period 179	
Programming Considerations 179	
WDTPS0 177	
WDTPS1 177	
WREG44	
Write Collision Detect bit, WCOL 125, 290	

### Х

XORLW	217
XORWF	217

### z

Ζ	9, 47, 274
Zero (Z)	

V

w

## List of Equations and Examples

•	•
Example 3-1: Sig	ned Math9
Example 4-1: Ins	truction Pipeline Flow 19
Example 6-1: Sav	ving STATUS and WREG in RAM
	mple)
Example 6-2: Sav	ving STATUS and WREG in RAM
	ested)
Example 7-1: Ind	irect Addressing51
Example 8-1: Tal	ble Write58
	ble Read60
Example 9-1: 8 x	8 Unsigned Multiply Routine61
Example 9-2: 8 x	8 Signed Multiply Routine61
Equation 9-1: 16	x 16 Unsigned Multiplication Algorithm62
Example 9-3: 16	x 16 Unsigned Multiply Routine
Equation 9-2: 16	x 16 Signed Multiplication Algorithm 63
Example 9-4: 16	x 16 Signed Multiply Routine
Example 10-1: Init	ializing PORTA66
Example 10-2: Init	ializing PORTB69
Example 10-3: Init	ializing PORTC72
Example 10-4: Init	ializing PORTD74
	ializing PORTE76
Example 10-6: Init	ializing PORTF78
	ializing PORTG80
Example 10-8: Re	ad Modify Write Instructions on an
	Port
Example 12-1: 16-	Bit Read89
Example 12-2: 16-	Bit Write
Example 13-1: See	quence to Read Capture Registers 103
Example 13-2: Wr	iting to TMR3104
	ading from TMR3104
	Iculating Baud Rate Error110
	ading the SSPBUF (SSPSR) Register 127
Equation 16-1: A/E	Minimum Charging Time
	or CHOLD)
Example 16-1: Cal	Iculating the Minimum Required
•	quisition Time171
Example 16-2: A/E	Conversion172

## List of Figures

LISCOLFIGE	1162					
Figure 3-1:	PIC17C75X Block Diagram 10					
Figure 4-1:	Oscillator / Resonator Start-up					
riguio i i.	Characteristics					
Figure 4-2:	Crystal or Ceramic Resonator Operation					
riguic + 2.	(XT or LF OSC Configuration)					
Figure 4-3:	Crystal Operation, Overtone Crystals					
Figure 4-3:						
	(XT OSC Configuration)					
Figure 4-4:	External Clock Input Operation (EC OSC					
	Configuration) 17					
Figure 4-5:	External Parallel Resonant Crystal					
	Oscillator Circuit 17					
Figure 4-6:	External Series Resonant Crystal					
	Oscillator Circuit 17					
Figure 4-7:	RC Oscillator Mode 18					
Figure 4-8:	Clock/Instruction Cycle 19					
Figure 5-1:	Simplified Block Diagram of On-chip					
0	Reset Circuit					
Figure 5-2:	Using On-Chip POR					
Figure 5-3:	External Power-On Reset Circuit					
riguie 5-5.						
Figure F 4	(For Slow VDD Power-Up)					
Figure 5-4:	Oscillator Start-Up Time					
Figure 5-5:	Time-Out Sequence on Power-Up					
	(MCLR Tied to VDD)					
Figure 5-6:	Time-Out Sequence on Power-Up					
	(MCLR NOT Tied to VDD)					
Figure 5-7:	Slow Rise Time (MCLR Tied to VDD)					
Figure 5-8:	External Brown-out Protection Circuit 1 28					
Figure 5-9:	External Brown-out Protection Circuit 2 28					
Figure 5-10:	Brown-out Situations 28					
Figure 6-1:	Interrupt Logic					
Figure 6-2:	INTSTA Register (Address: 07h,					
0	Unbanked)					
Figure 6-3:	PIE1 Register (Address: 17h, Bank 1) 31					
Figure 6-4:	PIE2 Register (Address: 11h, Bank 4) 32					
Figure 6-5:	PIR1 Register (Address: 16h, Bank 1) 33					
Figure 6-6:	PIR2 Register (Address: 10h, Bank 4) 34					
-						
Figure 6-7:	INT Pin / TOCKI Pin Interrupt Timing					
Figure 7-1:	Program Memory Map and Stack					
Figure 7-2:	Memory Map in Different Modes 40					
Figure 7-3: External Program Memory Access						
	Waveforms 41					
Figure 7-4:	Typical External Program Memory					
	Connection Diagram 41					
Figure 7-5:	PIC17C75X Register File Map 43					
Figure 7-6:	ALUSTA Register (Address: 04h,					
	Unbanked)					
Figure 7-7:	CPUSTA Register (Address: 06h,					
U	Unbanked)					
Figure 7-8:	T0STA Register (Address: 05h,					
<b>J</b>	Unbanked) 49					
Figure 7-9:	Indirect Addressing					
Figure 7-10:	Program Counter Operation					
Figure 7-11:	Program Counter using The CALL and					
rigule /-11.	GOTO Instructions					
Figure 7 10						
Figure 7-12:	BSR Operation					
Figure 8-1:	TLWT Instruction Operation					
Figure 8-2:	TABLWT Instruction Operation					
Figure 8-3:	TLRD Instruction Operation					
Figure 8-4:	TABLRD Instruction Operation					
Figure 8-5:	TABLWT Write Timing (External Memory) 58					
Figure 8-6:	Consecutive TABLWT Write Timing					
	(External Memory)59					
Figure 8-7:	TABLRD Timing					
Figure 8-8:	TABLRD Timing (Consecutive TABLRD					
	Instructions)					

Figure 10-1:	RA0 and RA1 Block Diagram65				
Figure 10-2:	RA2 Block Diagram66				
Figure 10-3:	RA3 Block Diagram66				
Figure 10-4:	RA4 and RA5 Block Diagram				
Figure 10-5:	Block Diagram of RB5:RB4 and RB1:RB0				
	Port Pins68				
Figure 10-6:	Block Diagram of RB3:RB2 Port Pins 69				
Figure 10-7:	Block Diagram of RB6 Port Pin				
Figure 10-8:	Block Diagram of RB7 Port Pin70				
Figure 10-9:	Block Diagram of RC7:RC0 Port Pins72				
Figure 10-10:	Block Diagram of RD7:RD0 Port Pins				
	(in I/O Port Mode)				
Figure 10-11:	Block Diagram of RE2:RE0 (in I/O Port				
<b>F</b> illing 40,40	Mode)				
Figure 10-12:	Block Diagram of RE3/CAP4 Port Pin77				
Figure 10-13:	Block Diagram of RF7:RF0				
Figure 10-14:	Block Diagram of RG3:RG0				
Figure 10-15: Figure 10-16:	RG4 Block Diagram				
Figure 10-17:	RG7:RG5 Block Diagram				
Figure 12-1:	T0STA Register (Address: 05h,				
	Unbanked)				
Figure 12-2:	Timer0 Module Block Diagram				
Figure 12-3:	TMR0 Timing with External Clock				
ga. o o.	(Increment on Falling Edge)				
Figure 12-4:	TMR0 Timing: Write High or Low Byte 89				
Figure 12-5:	TMR0 Read/Write in Timer Mode				
Figure 13-1:	TCON1 Register (Address: 16h, Bank 3) 91				
Figure 13-2:	TCON2 Register (Address: 17h, Bank 3) 92				
Figure 13-3:	TCON3 Register (Address: 16h, Bank 7) 93				
Figure 13-4:	Timer1 and Timer2 in Two 8-bit Timer/				
	Counter Mode94				
Figure 13-5:	TMR2 and TMR1 in 16-bit Timer/Counter				
	Mode				
Figure 13-6:	Simplified PWM Block Diagram				
Figure 13-7:	PWM Output				
Figure 13-8:	Timer3 with three Capture and One				
Figure 13-9:	Period Register Block Diagram				
rigule 15-5.	Diagram				
Figure 13-10:	Timer1, Timer2, and Timer3 Operation				
	(in Counter Mode)104				
Figure 13-11:	Timer1, Timer2, and Timer3 Operation				
0	(in Timer Mode) 105				
Figure 14-1:	TXSTA1 Register (Address: 15h, Bank 0)				
-	TXSTA2 Register (Address: 15h, Bank 4) 107				
Figure 14-2:	RCSTA1 Register (Address: 13h, Bank 0)				
	RCSTA2 Register (Address: 13h, Bank 4) 108				
Figure 14-3:	USART Transmit109				
Figure 14-4:	USART Receive109				
Figure 14-5:	Asynchronous Master Transmission 114				
Figure 14-6:	Asynchronous Master Transmission				
<b>E</b> : 44 <b>Z</b>	(Back to Back)				
Figure 14-7:	RX Pin Sampling Scheme				
Figure 14-8:	Asynchronous Reception				
Figure 14-9: Figure 14-10:	Synchronous Transmission				
Figure 14-10.	(Through TXEN) 118				
Figure 14-11:	Synchronous Reception (Master Mode,				
. 19010 14 11.	SREN) 119				
Figure 15-1:	SPI Mode Block Diagram123				
Figure 15-2:	I <sup>2</sup> C Slave Mode Block Diagram				
Figure 15-3:	I <sup>2</sup> C Master Mode Block Diagram				
Figure 15-4:	SSPSTAT: Sync Serial Port Status				
	Register (Address: 13h, BANK 6) 124				

Figure 15-5:	SSPCON1: Sync Serial Port Control
Figure 15 6	Register1 (Address 11h, BANK 6) 125 SSPCON2: Sync Serial Port Control
Figure 15-6:	Register2 (Address 12h, BANK 6) 126
Figure 15 7	
Figure 15-7:	SSP Block Diagram (SPI Mode)
Figure 15-8:	SPI Mode Timing (Master Mode)
Figure 15-9:	SPI Master/Slave Connection
Figure 15-10:	Slave Synchronization Timing
Figure 15-11:	SPI Mode Timing (Slave Mode with
E: 45.40	CKE = 0)
Figure 15-12:	SPI Mode Timing (Slave Mode with
	CKE = 1)
Figure 15-13:	SSP Block Diagram
	(I <sup>2</sup> C Mode)
Figure 15-14:	I <sup>2</sup> C Master Mode Block Diagram 134
Figure 15-15:	I <sup>2</sup> C Waveforms for Reception
	(7-bit Address)
Figure 15-16:	I <sup>2</sup> C Waveforms for Transmission
	(7-bit Address) 136
Figure 15-17:	I2C Slave-Transmitter (10-bit Address) 137
Figure 15-18:	I2C Slave-Receiver (10-bit Address) 138
Figure 15-19:	General Call Address Sequence
•	(7 or 10-bit Mode) 139
Figure 15-20:	SSP Block Diagram (I <sup>2</sup> C Master Mode) 141
Figure 15-21:	Baud Rate Generator Block Diagram 143
Figure 15-22:	Baud Rate Generator Timing With
gale .e!	Clock Arbitration
Figure 15-23:	First Start Bit Timing
Figure 15-24:	Start Condition FlowChart
•	
Figure 15-25:	Repeat Start Condition Timing
Figure 15-26:	Restart Condition FlowChart (page 1) 147
Figure 15-27:	Restart Condition FlowChart (page 2) 148
Figure 15-28:	Master Transmit FlowChart 150
Figure 15-29:	I <sup>2</sup> C Master Mode Timing (Transmission,
Figure 15-29:	I <sup>2</sup> C Master Mode Timing (Transmission, 7 or 10-bit Address)
Figure 15-29: Figure 15-30:	I <sup>2</sup> C Master Mode Timing (Transmission, 7 or 10-bit Address)
Figure 15-29:	I <sup>2</sup> C Master Mode Timing (Transmission, 7 or 10-bit Address)
Figure 15-29: Figure 15-30: Figure 15-31:	<ul> <li>I<sup>2</sup>C Master Mode Timing (Transmission, 7 or 10-bit Address)</li></ul>
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)         Master Receiver FlowChart         153         I <sup>2</sup> C Master Mode Timing (Reception         7-Bit Address)         154         Acknowledge Sequence Timing
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)         Master Receiver FlowChart         153         I <sup>2</sup> C Master Mode Timing (Reception         7-Bit Address)         154         Acknowledge Sequence Timing
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       154         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       156
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Stop Condition FlowChart       158
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       158
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Transmit Mode       159
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       160
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Bus Collision During Start Condition       161
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       161
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Acknowledge       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         BRG Reset Due to SDA Collision During       162
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         Bus Collision During a Restart Condition       162
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-36: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       156         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Acknowledge       160         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       161         Bus Collision During a Restart Condition       162         Bus Collision During a Restart Condition       162
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       157         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Acknowledge       160         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       161         Bus Collision During a Restart Condition       162         Bus Collision During a Restart Condition       163         Bus Collision During Restart Condition       163
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-36: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       156         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       160         Acknowledge       160         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       161         Bus Collision During a Restart Condition       162         Bus Collision During Restart Condition       163         Bus Collision During Restart Condition       163         Bus Collision During Restart Condition       163
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-36: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         Bus Collision During a Restart Condition       162         Bus Collision During Restart Condition       163
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42: Figure 15-43:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162         Bus Collision During a Restart Condition       162         Bus Collision During Restart Condition       163         Bus Collision During Restart Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       163
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-36: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162         Bus Collision During a Restart Condition       162         Bus Collision During Restart Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       164         Bus Collision During a Stop Condition       164
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42: Figure 15-43: Figure 15-44:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         Bus Collision During a Restart Condition       162         Bus Collision During Restart Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       164         Bus Collision During a Stop Condition       164
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42: Figure 15-43: Figure 15-44: Figure 15-45:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         Bus Collision During Restart Condition       162         Bus Collision During Restart Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       164         Bus Collision During a Stop Condition       164         Bus Collision During a Stop Condition       164         Sample device configuration for I <sup>2</sup> C bus.       165
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-35: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42: Figure 15-43: Figure 15-44:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         Bus Collision During Restart Condition       163         Bus Collision During Restart Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       164         Sample device configuration for I <sup>2</sup> C bus       164         Sample device configuration for I <sup>2</sup> C bus       165
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42: Figure 15-43: Figure 15-44: Figure 15-45:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         Bus Collision During Restart Condition       162         Bus Collision During Restart Condition       162         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       164         Bus Collision During a Stop Condition       164         Bus Collision During a Stop Condition       164         Bangle device configuration for I <sup>2</sup> C bus.       165         ADCON0 Register (Address: 14h,       167
Figure 15-29: Figure 15-30: Figure 15-31: Figure 15-32: Figure 15-33: Figure 15-34: Figure 15-36: Figure 15-37: Figure 15-38: Figure 15-39: Figure 15-40: Figure 15-41: Figure 15-42: Figure 15-43: Figure 15-44: Figure 15-45:	I <sup>2</sup> C Master Mode Timing (Transmission,         7 or 10-bit Address)       151         Master Receiver FlowChart       153         I <sup>2</sup> C Master Mode Timing (Reception       7-Bit Address)         7-Bit Address)       154         Acknowledge Sequence Timing       155         Acknowledge FlowChart       156         Stop Condition Receive or Transmit       Mode         Mode       157         Stop Condition FlowChart       158         Clock Arbitration Timing in Master       159         Bus Collision Timing for Transmit and       Acknowledge         Acknowledge       160         Bus Collision During Start Condition       161         Bus Collision During Start Condition       162         BRG Reset Due to SDA Collision During       162         Bus Collision During Restart Condition       163         Bus Collision During Restart Condition       163         Bus Collision During a Stop Condition       163         Bus Collision During a Stop Condition       164         Sample device configuration for I <sup>2</sup> C bus       164         Sample device configuration for I <sup>2</sup> C bus       165

Figure 16-3:	A/D Block Diagram169				
Figure 16-4:	Analog Input Model17				
Figure 16-5:	A/D Result Justification 1				
Figure 16-6:	A/D Transfer Function174				
Figure 16-7:	Flowchart of A/D Operation				
Figure 17-1:	Configuration Words				
Figure 17-2:	Watchdog Timer Block Diagram				
Figure 17-3:	Wake-up From Sleep Through Interrupt 1				
Figure 17-4:	Typical In-Circuit Serial Programming				
	Connection182				
Figure 18-1:	General Format for Instructions				
Figure 18-2:	Q Cycle Activity				
Figure 20-1:	Parameter Measurement Information 231				
Figure 20-2:	External Clock Timing232				
Figure 20-3:	CLKOUT and I/O Timing				
Figure 20-4:	Reset, Watchdog Timer, Oscillator Start-up				
	Timer, Power-up Timer, and Brown-out				
<b>F</b> '	Reset Timing				
Figure 20-5:	Timer0 External Clock Timings				
Figure 20-6:	Timer1, Timer2, and Timer3 External				
	Clock Timings				
Figure 20-7:	Capture Timings				
Figure 20-8: Figure 20-9:	PWM Timings236 SPI Master Mode Timing (CKE = 0)237				
Figure 20-9. Figure 20-10:	SPI Master Mode Timing (CKE = 0)				
Figure 20-11:	SPI Slave Mode Timing (CKE = 1)				
Figure 20-11:	SPI Slave Mode Timing (CKE = 0)				
Figure 20-12:	I <sup>2</sup> C Bus Start/Stop Bits Timing				
Figure 20-14:	I <sup>2</sup> C Bus Data Timing				
Figure 20-15:	USART Synchronous Transmission				
1 igure 20 10.	(Master/Slave) Timing				
Figure 20-16:	USART Synchronous Receive				
	(Master/Slave) Timing				
Figure 20-17:	A/D Conversion Timing246				
Figure 20-18:	Memory Interface Write Timing				
Figure 20-19:					
Figure 20-19: Figure 21-1:	Memory Interface Read Timing				
	Memory Interface Read Timing				
	Memory Interface Read Timing				
Figure 21-1: Figure 21-2: Figure 21-3:	Memory Interface Read Timing				
Figure 21-1: Figure 21-2:	Memory Interface Read Timing				
Figure 21-1: Figure 21-2: Figure 21-3:	Memory Interface Read Timing				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5:	Memory Interface Read Timing				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD . 250Typical RC Oscillator Frequency vs. VDD . 250Typical RC Oscillator Frequency vs. VDD . 251Transconductance (gm) of LF Oscillatorvs. VDD.252Transconductance (gm) of XT Oscillator				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillatorvs. VDD.252Transconductance (gm) of XT Oscillatorvs. VDD.252				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillatorvs. VDD.252Transconductance (gm) of XT Oscillatorvs. VDD.252Typical IDD vs. Frequency (External				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillatorvs. VDD.252Transconductance (gm) of XT Oscillatorvs. VDD.252Typical IDD vs. Frequency (ExternalClock 25°C)253				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillatorvs. VDD.252Transconductance (gm) of XT Oscillatorvs. VDD.252Typical IDD vs. Frequency (ExternalClock 25°C)253Maximum IDD vs. Frequency (External Clock				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-8:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillatorvs. VDD252Transconductance (gm) of XT Oscillatorvs. VDD252Typical IDD vs. Frequency (ExternalClock 25°C)253Maximum IDD vs. Frequency (External Clock125°C to -40°C)253				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillatorvs. VDD.252Transconductance (gm) of XT Oscillatorvs. VDD.252Typical IDD vs. Frequency (ExternalClock 25°C)253Maximum IDD vs. Frequency (External Clock125°C to -40°C)253Typical IPD vs. VDD Watchdog Disabled				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9:	Memory Interface Read Timing       248         Typical RC Oscillator Frequency vs.       249         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .251       71         Transconductance (gm) of LF Oscillator       252         Transconductance (gm) of XT Oscillator       252         Typical IDD vs. Frequency (External       252         Clock 25°C)       253         Maximum IDD vs. Frequency (External Clock       125°C to -40°C)         Typical IPD vs. VDD Watchdog Disabled       25°C				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-8:	Memory Interface Read Timing       248         Typical RC Oscillator Frequency vs.       249         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .251       70         Transconductance (gm) of LF Oscillator       252         Transconductance (gm) of XT Oscillator       252         Typical IDD vs. Frequency (External       253         Clock 25°C)       253         Maximum IDD vs. Frequency (External Clock       125°C to -40°C)         25°C       254         Maximum IPD vs. VDD Watchdog       254				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10:	Memory Interface Read Timing       248         Typical RC Oscillator Frequency vs.       249         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .251       70         Transconductance (gm) of LF Oscillator       252         Transconductance (gm) of XT Oscillator       252         Typical IDD vs. Frequency (External       252         Clock 25°C)       253         Maximum IDD vs. Frequency (External Clock       125°C to -40°C)         25°C       254         Maximum IPD vs. VDD Watchdog       254				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9:	Memory Interface Read Timing       248         Typical RC Oscillator Frequency vs.       249         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .251       70         Transconductance (gm) of LF Oscillator       252         Transconductance (gm) of XT Oscillator       252         Typical IDD vs. Frequency (External       253         Clock 25°C)       253         Maximum IDD vs. Frequency (External Clock       125°C to -40°C)         25°C       254         Maximum IPD vs. VDD Watchdog       254         Maximum IPD vs. VDD Watchdog       254         Typical IPD vs. VDD Watchdog       254         Typical IPD vs. VDD Watchdog       254				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11:	Memory Interface Read Timing       248         Typical RC Oscillator Frequency vs.       249         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .251       70         Transconductance (gm) of LF Oscillator       252         Transconductance (gm) of XT Oscillator       252         Typical IDD vs. Frequency (External       253         Clock 25°C)       253         Maximum IDD vs. Frequency (External Clock       125°C to -40°C)         25°C       254         Maximum IPD vs. VDD Watchdog       254         Disabled       254         Typical IPD vs. VDD Watchdog       254				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10:	Memory Interface Read Timing       248         Typical RC Oscillator Frequency vs.       249         Typical RC Oscillator Frequency vs. VDD .250       70         Typical RC Oscillator Frequency vs. VDD .251       70         Transconductance (gm) of LF Oscillator       70         vs. VDD.       252         Transconductance (gm) of XT Oscillator       70         vs. VDD.       252         Typical IDD vs. Frequency (External       20         Clock 25°C)       253         Maximum IDD vs. Frequency (External Clock       125°C to -40°C)         25°C       254         Maximum IPD vs. VDD Watchdog       254         Typical IPD vs. VDD Watchdog       254         Typical IPD vs. VDD Watchdog Enabled       25°C         25°C       255         Maximum IPD vs. VDD Watchdog       255				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12:	Memory Interface Read Timing       248         Typical RC Oscillator Frequency vs.       249         Typical RC Oscillator Frequency vs. VDD .250       700         Typical RC Oscillator Frequency vs. VDD .251       700         Transconductance (gm) of LF Oscillator       252         Vs. VDD.       252         Transconductance (gm) of XT Oscillator       252         Typical IDD vs. Frequency (External Clock 25°C)       253         Maximum IDD vs. Frequency (External Clock 125°C to -40°C)       253         Typical IPD vs. VDD Watchdog Disabled 25°C       254         Maximum IPD vs. VDD Watchdog       254         Typical IPD vs. VDD Watchdog Enabled 25°C       255         Maximum IPD vs. VDD Watchdog Enabled 25°C       255         Maximum IPD vs. VDD Watchdog Enabled 25°C       255				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12: Figure 21-13:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.249Typical RC Oscillator Frequency vs. VDD .2507ypical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillator252Transconductance (gm) of XT Oscillator252Typical IDD vs. Frequency (External253Clock 25°C)253Typical IPD vs. VDD Watchdog253Typical IPD vs. VDD Watchdog254Typical IPD vs. VDD Watchdog254Typical IPD vs. VDD Watchdog255Maximum IPD vs. VDD Watchdog255WDT Timer Time-Out Period vs. VDD256				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12: Figure 21-13: Figure 21-14:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillator252Transconductance (gm) of XT Oscillator252Transconductance (gm) of XT Oscillator252Typical IDD vs. Frequency (External253Clock $25^{\circ}$ C)253Maximum IDD vs. Frequency (External Clock253Typical IPD vs. VDD Watchdog Disabled25°C25°C254Maximum IPD vs. VDD Watchdog254Typical IPD vs. VDD Watchdog Enabled255Maximum IPD vs. VDD Watchdog255Maximum IPD vs. VDD Watchdog256IOH vs. VOH, VDD = 3V256				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12: Figure 21-13:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.249Typical RC Oscillator Frequency vs. VDD .2507ypical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillator252Transconductance (gm) of XT Oscillator252Transconductance (gm) of XT Oscillator252Typical IDD vs. Frequency (External253Clock 25°C)253Maximum IDD vs. Frequency (External Clock25°C25°C254Maximum IPD vs. VDD Watchdog254Typical IPD vs. VDD Watchdog255Maximum IPD vs. VDD Watchdog255MDT Timer Time-Out Period vs. VDD256				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12: Figure 21-13: Figure 21-14: Figure 21-15:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillator252Transconductance (gm) of XT Oscillator252Transconductance (gm) of XT Oscillator252Transconductance (gm) of XT Oscillator252Typical IDD vs. Frequency (External253Clock $25^{\circ}$ C)253Maximum IDD vs. Frequency (External Clock25°C $25^{\circ}$ C254Maximum IPD vs. VDD Watchdog Disabled254Typical IPD vs. VDD Watchdog254Maximum IPD vs. VDD Watchdog255Maximum IPD vs. VDD Watchdog255Maximum IPD vs. VDD Watchdog256IOH vs. VOH, VDD = 3V256IOH vs. VOH, VDD = 3V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12: Figure 21-13: Figure 21-14: Figure 21-15: Figure 21-16:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillatorvs. VDD252Transconductance (gm) of XT Oscillatorvs. VDD252Transconductance (gm) of XT Oscillatorvs. VDD252Typical IDD vs. Frequency (ExternalClock $25^{\circ}$ C)253Maximum IDD vs. Frequency (External Clock $25^{\circ}$ C254Maximum IPD vs. VDD Watchdog Disabled $25^{\circ}$ C254Maximum IPD vs. VDD WatchdogDisabled254Maximum IPD vs. VDD WatchdogDiabled255MDT Timer Time-Out Period vs. VDD256IOH vs. VOH, VDD = 3V257IOL vs. VOL, VDD = 3V257				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12: Figure 21-13: Figure 21-13: Figure 21-14: Figure 21-15: Figure 21-16: Figure 21-17:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.249Typical RC Oscillator Frequency vs. VDD .250Typical RC Oscillator Frequency vs. VDD .251Transconductance (gm) of LF Oscillator252Transconductance (gm) of XT Oscillator252Transconductance (gm) of XT Oscillator252Transconductance (gm) of XT Oscillator252Typical IDD vs. Frequency (External253Clock $25^{\circ}$ C)253Maximum IDD vs. Frequency (External Clock25°C $25^{\circ}$ C254Maximum IPD vs. VDD Watchdog Disabled254Typical IPD vs. VDD Watchdog254Maximum IPD vs. VDD Watchdog255Maximum IPD vs. VDD Watchdog255Maximum IPD vs. VDD Watchdog256IOH vs. VOH, VDD = 3V256IOH vs. VOH, VDD = 3V257IOL vs. VOL, VDD = 5V257IOL vs. VOL, VDD = 5V258				
Figure 21-1: Figure 21-2: Figure 21-3: Figure 21-4: Figure 21-5: Figure 21-6: Figure 21-7: Figure 21-7: Figure 21-8: Figure 21-9: Figure 21-10: Figure 21-11: Figure 21-12: Figure 21-13: Figure 21-13: Figure 21-14: Figure 21-15: Figure 21-16: Figure 21-17:	Memory Interface Read Timing248Typical RC Oscillator Frequency vs.Temperature249Typical RC Oscillator Frequency vs. VDD250Typical RC Oscillator Frequency vs. VDD251Transconductance (gm) of LF Oscillatorvs. VDDvs. VDD252Transconductance (gm) of XT Oscillatorvs.vs. VDD252Transconductance (gm) of XT Oscillatorvs.vs. VDD252Typical IDD vs. Frequency (ExternalClock $25^{\circ}$ C)253Maximum IDD vs. Frequency (External Clock $25^{\circ}$ C254Maximum IPD vs. VDD Watchdog Disabled $25^{\circ}$ C255Maximum IPD vs. VDD WatchdogDisabled254Maximum IPD vs. VDD WatchdogEnabled255WDT Timer Time-Out Period vs. VDD256IOH vs. VOH, VDD = 3V257IOL vs. VOL, VDD = 3V257IOL vs. VOL, VDD = 5V258VTH (Input Threshold Voltage) of I/O Pins				

Figure 21-20:	Vтн (Input Threshold Voltage) of OSC1
	Input (In XT and LF Modes) vs. VDD 259
Figure E-1:	Start and Stop Conditions 267
Figure E-2:	7-bit Address Format
Figure E-3:	I <sup>2</sup> C 10-bit Address Format 268
Figure E-4:	Slave-receiver Acknowledge
Figure E-5:	Data Transfer Wait State 268
Figure E-6:	Master-transmitter Sequence
Figure E-7:	Master-receiver Sequence 269
Figure E-8:	Combined Format
Figure E-9:	Multi-master Arbitration
	(Two Masters) 270
Figure E-10:	Clock Synchronization
Figure E-11:	I <sup>2</sup> C Bus Start/Stop Bits Timing
-	Specification
Figure E-12:	I <sup>2</sup> C Bus Data Timing Specification
Figure F-1:	PIC17C75X Register File Map 273
Figure F-2:	ALUSTA Register (Address: 04h,
0.	Unbanked)
Figure F-3:	T0STA Register (Address: 05h,
0	Unbanked)
Figure F-4:	CPUSTA Register (Address: 06h,
0.	Unbanked)
Figure F-5:	INTSTA Register (Address: 07h,
- gale - el	Unbanked)
Figure F-6:	PIE1 Register (Address: 17h, Bank 1) 278
Figure F-7:	PIE2 Register (Address: 11h, Bank 4) 279
Figure F-8:	PIR1 Register (Address: 16h, Bank 1) 280
Figure F-9:	PIR2 Register (Address: 10h, Bank 4) 281
Figure F-10:	TXSTA1 Register (Address: 15h, Bank 0)
i iguio i l'oi	TXSTA2 Register (Address: 15h,
	Bank 4)
Figure F-11:	RCSTA1 Register (Address: 13h,
g	Bank 0)
	RCSTA2 Register (Address: 13h,
	Bank 4)
Figure F-12:	TCON1 Register (Address: 16h,
	Bank 3)
Figure F-13:	TCON2 Register (Address: 17h,
- gale	Bank 3)
Figure F-14:	TCON3 Register (Address: 16h,
. galet th	Bank 7)
Figure F-15:	ADCON0 Register (Address: 14h,
<b>J</b>	Bank 5)
Figure F-16:	ADCON1 Register (Address 15h,
i iguio i l'oi	Bank 5)
Figure F-17:	SSPSTAT: Sync Serial Port Status
	Register (Address: 13h, BANK 6)
Figure F-18:	SSPCON1: Sync Serial Port Control
3	Register (Address 11h, BANK 6) 290
Figure F-19:	SSPCON2: Sync Serial Port Control
	Register2 (Address 12h, BANK 6)

## List of Tables

	103				
Table 1-1:	PIC17CXXX Family of Devices				
Table 2-1:	Device Memory Varieties7				
Table 3-1:	Pinout Descriptions11				
Table 4-1:	Capacitor Selection for Ceramic				
	Resonators				
Table 4-2:	Capacitor Selection for Crystal Oscillator 16				
Table 5-1:	Time-Out in Various Situations				
Table 5-1:	STATUS Bits and Their Significance				
Table 5-2. Table 5-3:	Reset Condition for the Program Counter				
Table 5-5.					
	and the CPUSTA Register				
Table 5-4:	Initialization Conditions For Special				
	Function Registers25				
Table 6-1:	Interrupt Vectors/Priorities				
Table 7-1:	Mode Memory Access 40				
Table 7-2:	EPROM Memory Access Time Ordering				
	Suffix41				
Table 7-3:	Special Function Registers 44				
Table 8-1:	Interrupt - Table Write Interaction 57				
Table 9-1:	Performance Comparison61				
Table 10-1:	PORTA Functions67				
Table 10-2:	Registers/Bits Associated with PORTA 67				
Table 10-3:	PORTB Functions71				
Table 10-4:	Registers/Bits Associated with PORTB 71				
Table 10-5:	PORTC Functions73				
Table 10-6:	Registers/Bits Associated with PORTC 73				
Table 10-7:	PORTD Functions75				
Table 10-8:	Registers/Bits Associated with PORTD 75				
Table 10-9:	PORTE Functions				
Table 10-10:	Registers/Bits Associated with PORTE 77				
Table 10-11:	PORTF Functions				
Table 10-12:	Registers/bits Associated With PORTF 79				
Table 10-12:	PORTG Functions				
Table 10-13: Table 10-14:	Registers/bits Associated With PORTG 82				
Table 10-14.	Registers/Bits Associated with Timer0 90				
	5				
Table 13-1:	Time-base Function / Resource Requirements91				
Table 12 Dr	Turning On 16-bit Timer				
Table 13-2:					
Table 13-3:	Summary of Timer1 and Timer2				
Table 40.4	Registers				
Table 13-4:	PWM Frequency vs. Resolution				
T-11-40 F	at 33 MHz				
Table 13-5:	Registers/Bits Associated with PWM99				
Table 13-6:	Registers Associated with Capture				
Table 14-1:	USART Module Generic Names 107				
Table 14-2:	Baud Rate Formula110				
Table 14-3:	Registers Associated with Baud Rate				
	Generator110				
Table 14-4:	Baud Rates for Synchronous Mode111				
Table 14-5:	Baud Rates for Asynchronous Mode 112				
Table 14-6:	Registers Associated with				
	Asynchronous Transmission114				
Table 14-7:	Registers Associated with				
	Asynchronous Reception 116				
Table 14-8:	Asynchronous Reception				
Table 14-8:					
Table 14-8: Table 14-9:	Registers Associated with Synchronous				
	Registers Associated with Synchronous Master Transmission				
	Registers Associated with Synchronous Master Transmission				
Table 14-9:	Registers Associated with Synchronous Master Transmission				
Table 14-9:	Registers Associated with Synchronous         Master Transmission       118         Registers Associated with Synchronous         Master Reception       120         Registers Associated with Synchronous         Slave Transmission       122				
Table 14-9: Table 14-10:	Registers Associated with Synchronous         Master Transmission       118         Registers Associated with Synchronous         Master Reception       120         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous				
Table 14-9: Table 14-10: Table 14-11:	Registers Associated with Synchronous         Master Transmission       118         Registers Associated with Synchronous         Master Reception       120         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous       122         Slave Reception       122				
Table 14-9: Table 14-10:	Registers Associated with Synchronous         Master Transmission       118         Registers Associated with Synchronous         Master Reception       120         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous       122         Slave Reception       122         Registers Associated with Synchronous       122         Registers Associated with SPI       122				
Table 14-9: Table 14-10: Table 14-11: Table 15-1:	Registers Associated with Synchronous         Master Transmission       118         Registers Associated with Synchronous         Master Reception       120         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous       122         Registers Associated with Synchronous       122         Registers Associated with Synchronous       122         Registers Associated with SPI       123				
Table 14-9: Table 14-10: Table 14-11:	Registers Associated with Synchronous         Master Transmission       118         Registers Associated with Synchronous         Master Reception       120         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous         Slave Transmission       122         Registers Associated with Synchronous       122         Registers Associated with Synchronous       122         Registers Associated with Synchronous       122         Registers Associated with SPI       122				

Table 16-1:	TAD vs. Device Operating Frequencies
	(Standard devices (C)) 171
Table 16-2:	TAD vs. Device Operating Frequencies
	(Extended Voltage devices (LC)) 171
Table 16-3:	Registers/bits Associated with A/D 175
Table 17-1:	Configuration Locations 178
Table 17-2:	Registers/Bits Associated with the
	Watchdog Timer 179
Table 17-3:	ISP Interface Pins
Table 18-1:	Opcode Field Descriptions
Table 18-2:	PIC17CXXX Instruction Set
Table 19-1:	development tools from microchip 222
Table 20-1:	Cross Reference of Device Specs for
	Oscillator Configurations and Frequencies
T-1-1-00.0	of Operation (Commercial Devices)
Table 20-2:	External Clock Timing Requirements 232
Table 20-3:	CLKOUT and I/O Timing Requirements 233
Table 20-4:	Reset, Watchdog Timer, Oscillator
	Start-up Timer, Power-up Timer, and
<b>T</b> 11 00 5	Brown-out Reset Requirements
Table 20-5:	Timer0 External Clock Requirements 235
Table 20-6:	Timer1, Timer2, and Timer3 External
T-11-00 7	Clock Requirements
Table 20-7: Table 20-8:	Capture Requirements
	PWM Requirements
Table 20-9:	SPI Mode Requirements (Master Mode, CKE = 0)
Table 20-10:	SPI Mode Requirements (Master Mode,
	CKE = 1)
Table 20-11:	SPI Mode Requirements (Slave Mode
	Timing (CKE = 0)
Table 20-12:	SPI Mode Requirements (Slave Mode,
	CKE = 1) 240
Table 20-13:	I <sup>2</sup> C Bus Start/Stop Bits Requirements 241
Table 20-14:	I <sup>2</sup> C Bus Data Requirements 243
Table 20-15:	USART Synchronous Transmission
	Requirements 244
Table 20-16:	USART Synchronous Receive
	Requirements 244
Table 20-17:	A/D Converter Characteristics:
	PIC17LC752/756-08 (Commercial, Industrial)
	PIC17C752/756-25 (Commercial, Industrial)
	PIC17C752/756-33 (Commercial,
	Industrial)
Table 20-18:	A/D Conversion Requirements
Table 20-19:	Memory Interface Write Requirements 247
Table 20-20:	Memory Interface read Requirements 248
Table 21-1:	Pin Capacitance per Package Type
Table 21-2:	RC Oscillator Frequencies
Table E-1:	I <sup>2</sup> C Bus Terminology
Table E-2:	I <sup>2</sup> C Bus Start/Stop Bits Timing Specification 271
Table E-3:	I <sup>2</sup> C Bus Data Timing Specification
TABLE G-1:	Pin Compatible Devices

NOTES:

### **ON-LINE SUPPORT**

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

### Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

### www.microchip.com

The file transfer site is available by using an FTP service to connect to:

### ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
   Questions
- Design Tips
- Device Errata
- Job Postings
- Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

### **Connecting to the Microchip BBS**

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe  $^{\ensuremath{\mathbb{B}}}$  communications network.

### Internet:

You can telnet or ftp to the Microchip BBS at the address: mchipbbs.microchip.com

### **CompuServe Communications Network:**

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the **<Enter>** key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the **<Enter>** key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the **<Enter>** key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

### Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

970301

**Trademarks:** The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

*fuzzy*TECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.

## **READER RESPONSE**

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (602) 786-7578.

Please list the following information, and use this outline to provide us with your comments about this Data Sheet.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
From	n: Name					
	Company					
	Address					
	City / State / ZIP / Country					
	Telephone: ()	FAX: ()				
Арр	lication (optional):					
Wou	Ild you like a reply?YN					
Dev	Device: PIC17C75X Literature Number: DS30264A					
Que	stions:					
1.	What are the best features of this d	ocument?				
2.	How does this document meet your	hardware and software development needs?				
3.	Do you find the organization of this	data sheet easy to follow? If not, why?				
Λ	What additions to the data sheet do	you think would enhance the structure and subject?				
4.	4. What additions to the data sheet do you think would enhance the structure and subject?					
5.	5. What deletions from the data sheet could be made without affecting the overall usefulness?					
6.	Is there any incorrect or misleading	information (what and where)?				
7.	How would you improve this docum	ent?				
8.	How would you improve our softwar	re, systems, and silicon products?				

### PIC17C75X Product Identification System

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

<u> PART NO. – XX X /XX XXX</u>				Exa	amples
	Pattern:	QTP, SQTP, ROM Code (factory specified) or Special Requirements. Blank for OTP and Windowed devices		a)	PIC17C756 – 25/P Commercial Temp., PDIP package,
	Package:	P JW P PQ PT L	= PDIP = Windowed CERDIP = PDIP (600 mil) = MQFP = TQFP = PLCC	b)	25 MHz, normal VDD limits PIC17LC756–08/PT Commercial Temp., TQFP package, 8MHz.
	Temperature Range: Frequency Range:	– I 08 25 33	= 0°C to +70°C = -40°C to +85°C = 8 MHz = 25 MHz = 33 MHz	c)	extended VDD limits PIC17C756–33I/P Industrial Temp., PDIP package,
	Device:	PIC17C756 PIC17C756T PIC17LC756	: Standard VDD range : (Tape and Reel) : Extended VDD range		33 MHz, normal VDD limits

Sales and Support

Products supported by a preliminary Data Sheet may possibly have an errata sheet describing minor operational differences and recommended workarounds. To determine if an errata sheet exists for a particular device, please contact one of the following:

1. The Microchip Website at www.microchip.com

2. Your local Microchip sales office (see following page)

3. The Microchip Corporate Literature Center U.S. FAX: (602) 786-7277

4. The Microchip's Bulletin Board, via your local CompuServe number (CompuServe membership NOT required).

Please specify which device, revision of silicon and Data Sheet (include Literature #) you are using.

For latest version information and upgrade kits for Microchip Development Tools, please call 1-800-755-2345 or 1-602-786-7302.

## WORLDWIDE SALES & SERVICE

### AMERICAS

#### **Corporate Office**

Microchip Technology Inc. 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 602-786-7200 Fax: 602-786-7277 *Technical Support:* 602 786-7627 *Web:* http://www.microchip.com

### Atlanta

Microchip Technology Inc. 500 Sugar Mill Road, Suite 200B Atlanta, GA 30350 Tel: 770-640-0034 Fax: 770-640-0307

#### Boston

Microchip Technology Inc. 5 Mount Royal Avenue Marlborough, MA 01752 Tel: 508-480-9990 Fax: 508-480-8575

### Chicago

Microchip Technology Inc. 333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 708-285-0071 Fax: 708-285-0075

#### Dallas

Microchip Technology Inc. 14651 Dallas Parkway, Suite 816 Dallas, TX 75240-8809 Tel: 972-991-7177 Fax: 972-991-8588

#### Dayton

Microchip Technology Inc. Two Prestige Place, Suite 150 Miamisburg, OH 45342 Tel: 937-291-1654 Fax: 937-291-9175

### Los Angeles

Microchip Technology Inc. 18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 714-263-1888 Fax: 714-263-1338

#### New York

Microchip Technology Inc. 150 Motor Parkway, Suite 416 Hauppauge, NY 11788 Tel: 516-273-5305 Fax: 516-273-5335

#### San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

### Toronto

Microchip Technology Inc. 5925 Airport Road, Suite 200 Mississauga, Ontario L4V 1W1, Canada Tel: 905-405-6279 Fax: 905-405-6253

### ASIA/PACIFIC

### Hong Kong

Microchip Asia Pacific RM 3801B, Tower Two Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2-401-1200 Fax: 852-2-401-3431

### India

Microchip Technology India No. 6, Legacy, Convent Road Bangalore 560 025, India Tel: 91-80-299-4036 Fax: 91-80-559-9840

### Korea

Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea Tel: 82-2-554-7200 Fax: 82-2-558-5934

### Shanghai

Microchip Technology RM 406 Shanghai Golden Bridge Bldg. 2077 Yan'an Road West, Hongiao District Shanghai, PRC 200335 Tel: 86-21-6275-5700 Fax: 86 21-6275-5060

#### Singapore

Microchip Technology Taiwan Singapore Branch 200 Middle Road #10-03 Prime Centre Singapore 188980 Tel: 65-334-8870 Fax: 65-334-8850

### Taiwan, R.O.C

Microchip Technology Taiwan 10F-1C 207 Tung Hua North Road Taipei, Taiwan, ROC Tel: 886 2-717-7175 Fax: 886-2-545-0139

### EUROPE

#### United Kingdom

Arizona Microchip Technology Ltd. Unit 6, The Courtyard Meadow Bank, Furlong Road Bourne End, Buckinghamshire SL8 5AJ Tel: 44-1628-851077 Fax: 44-1628-850259

#### France

Arizona Microchip Technology SARL Zone Industrielle de la Bonde 2 Rue du Buisson aux Fraises 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

#### Germany

Arizona Microchip Technology GmbH Gustav-Heinemann-Ring 125 D-81739 Müchen, Germany Tel: 49-89-627-144 0 Fax: 49-89-627-144-44

#### Italy

Arizona Microchip Technology SRL Centro Direzionale Colleone Palazzo Taurus 1 V. Le Colleoni 1 20041 Agrate Brianza Milan, Italy Tel: 39-39-6899939 Fax: 39-39-6899883

### JAPAN

Microchip Technology Intl. Inc. Benex S-1 6F 3-18-20, Shin Yokohama Kohoku-Ku, Yokohama Kanagawa 222 Japan Tel: 81-4-5471- 6166 Fax: 81-4-5471-6122

1/14/97



All rights reserved. © 1997, Microchip Technology Incorporated, USA. 397

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights. The Microchip logo and name are registered trademarks of Microchip Technology Inc. All rights reserved. All other trademarks mentioned herein are the property of their respective companies.